OpenCores
URL https://opencores.org/ocsvn/xmatchpro/xmatchpro/trunk

Subversion Repositories xmatchpro

[/] [xmatchpro/] [trunk/] [xmw4-comdec/] [prj/] [ISE/] [xmw2_comdec.npl] - Blame information for rev 8

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 8 eejlny
JDF G
2
PROJECT level1r
3
DESIGN level1r
4
DEVFAM virtex4
5
DEVICE xc4vlx25
6
DEVSPEED -10
7
DEVPKG ff668
8
DEVTOPLEVELMODULETYPE HDL
9
DEVSIMULATOR Modelsim
10
DEVGENERATEDSIMULATIONMODEL VHDL
11
SOURCE ..\..\src\reg_temp.vhd
12
SOURCE ..\..\src\tech_package.vhd
13
SOURCE ..\..\src\mux_ram.vhd
14
SOURCE ..\..\src\sync_ram_register.vhd
15
SOURCE ..\..\src\location_equal.vhd
16
#SOURCE ..\..\src\ff_finish_decoding.vhd
17
SOURCE ..\..\src\out_register.vhd
18
SOURCE ..\..\src\decode_mt_2.vhd
19
SOURCE ..\..\src\decode4_16_inv.vhd
20
SOURCE ..\..\src\decomp_assem_9.vhd
21
SOURCE ..\..\src\decode_miss_2.vhd
22
SOURCE ..\..\src\length_selection_2.vhd
23
SOURCE ..\..\src\max_pbc_length_2.vhd
24
SOURCE ..\..\src\mask_bit.vhd
25
SOURCE ..\..\src\mask_word.vhd
26
SOURCE ..\..\src\full_match_d.vhd
27
SOURCE ..\..\src\miss_type_coder.vhd
28
SOURCE ..\..\src\decomp_decode_4.vhd
29
SOURCE ..\..\src\latch6.vhd
30
SOURCE ..\..\src\latch7.vhd
31
SOURCE ..\..\src\latch133.vhd
32
SOURCE ..\..\src\pointer_first.vhd
33
SOURCE ..\..\src\pointer_1.vhd
34
SOURCE ..\..\src\pointer_2.vhd
35
SOURCE ..\..\src\pointer_3.vhd
36
SOURCE ..\..\src\pointer_4.vhd
37
SOURCE ..\..\src\pointer_5.vhd
38
SOURCE ..\..\src\pointer_6.vhd
39
SOURCE ..\..\src\pointer_7.vhd
40
SOURCE ..\..\src\pointer_8.vhd
41
SOURCE ..\..\src\pointer_9.vhd
42
SOURCE ..\..\src\pointer_10.vhd
43
SOURCE ..\..\src\pointer_11.vhd
44
SOURCE ..\..\src\pointer_12.vhd
45
SOURCE ..\..\src\pointer_13.vhd
46
SOURCE ..\..\src\pointer_14.vhd
47
SOURCE ..\..\src\pointer_15.vhd
48
SOURCE ..\..\src\pointer_array.vhd
49
SOURCE ..\..\src\buffer_counter_write_9bits.vhd
50
SOURCE ..\..\src\buffer_counter_read_9bits.vhd
51
SOURCE ..\..\src\crc_unit_c_32.vhd
52
SOURCE ..\..\src\crc_unit_d_32.vhd
53
#SOURCE ..\..\src\cam_bit_first.vhd
54
SOURCE ..\..\src\input_counter_9bits.vhd
55
#SOURCE ..\..\src\cam_byte_first.vhd
56
SOURCE ..\..\src\cam_bit.vhd
57
SOURCE ..\..\src\cam_byte.vhd
58
#SOURCE ..\..\src\cam_word_first.vhd
59
SOURCE ..\..\src\cam_word_zero.vhd
60
SOURCE ..\..\src\cam_array_zero.vhd
61
SOURCE ..\..\src\lc_assembler.vhd
62
SOURCE ..\..\src\mc_mux_3d.vhd
63
SOURCE ..\..\src\mc_mux_3c.vhd
64
SOURCE ..\..\src\mg_logic_2.vhd
65
SOURCE ..\..\src\mld_decode.vhd
66
SOURCE ..\..\src\mld_dprop_5.vhd
67
SOURCE ..\..\src\ob_assem.vhd
68
SOURCE ..\..\src\PIPELINE_R1_D.vhd
69
SOURCE ..\..\src\shift_literal.vhd
70
SOURCE ..\..\src\oda_cell_2_d.vhd
71
SOURCE ..\..\src\oda_cell_2_d_1.vhd
72
SOURCE ..\..\src\oda_cell_2.vhd
73
SOURCE ..\..\src\oda_register_d.vhd
74
SOURCE ..\..\src\oda_register.vhd
75
SOURCE ..\..\src\PIPELINE_R2_D.vhd
76
SOURCE ..\..\src\rli_counter_d.vhd
77
SOURCE ..\..\src\rli_counter_c.vhd
78
SOURCE ..\..\src\RLI_DR.vhd
79
SOURCE ..\..\src\RLI_DCU.vhd
80
SOURCE ..\..\src\mt_coder.vhd
81
SOURCE ..\..\src\ob_assembler.vhd
82
SOURCE ..\..\src\ov_latch.vhd
83
SOURCE ..\..\src\pc_generate.vhd
84
SOURCE ..\..\src\nfl_counters2.vhd
85
SOURCE ..\..\src\mld_dprop.vhd
86
SOURCE ..\..\src\mld_logic_3_1_2.vhd
87
SOURCE ..\..\src\mld_logic_3_2_2.vhd
88
SOURCE ..\..\src\cm_assembler.vhd
89
SOURCE ..\..\src\cml_assembler.vhd
90
SOURCE ..\..\src\csm_c_2.vhd
91
SOURCE ..\..\src\csm_d.vhd
92
SOURCE ..\..\src\latch98.vhd
93
SOURCE ..\..\src\PIPELINE_R0.vhd
94
SOURCE ..\..\src\PIPELINE_R1.vhd
95
SOURCE ..\..\src\PIPELINE_R4.vhd
96
#SOURCE ..\..\src\ff_v3_delay.vhd
97
SOURCE ..\..\src\bsl_tc_2_c.vhd
98
SOURCE ..\..\src\bsl_tc_2_d.vhd
99
SOURCE ..\..\src\c_bs_counter_c.vhd
100
SOURCE ..\..\src\c_bs_counter_d.vhd
101
SOURCE ..\..\src\encode16_4.vhd
102
SOURCE ..\..\src\CODING_BUFFER_CU.vhd
103
SOURCE ..\..\src\decode_logic_pbc.vhd
104
SOURCE ..\..\src\sreg.vhd
105
SOURCE ..\..\src\count_delay.vhd
106
SOURCE ..\..\src\rli_cr.vhd
107
SOURCE ..\..\src\rli_ccu.vhd
108
SOURCE ..\..\src\rli_coding_logic.vhd
109
SOURCE ..\..\src\level2_4d_pbc.vhd
110
SOURCE ..\..\src\level2_4ca.vhd
111
SOURCE ..\..\src\DECODING_BUFFER_CU_2.vhd
112
SOURCE ..\..\src\BUFFER_COUNTER_READ.vhd
113
SOURCE ..\..\src\BUFFER_COUNTER_WRITE.vhd
114
SOURCE ..\..\src\DECODING_BUFFER_32_64_2.vhd
115
SOURCE ..\..\src\CODING_BUFFER_64_32.vhd
116
SOURCE ..\..\src\control_reg.vhd
117
SOURCE ..\..\src\reg_file_c.vhd
118
SOURCE ..\..\src\reg_file_d.vhd
119
SOURCE ..\..\src\parser.vhd
120
SOURCE ..\..\src\parser_register.vhd
121
SOURCE ..\..\src\parser_concatenator.vhd
122
SOURCE ..\..\src\parsing_unit.vhd
123
SOURCE ..\..\src\input_counter.vhd
124
SOURCE ..\..\src\input_buffer_cu.vhd
125
SOURCE ..\..\src\input_buffer_32_32.vhd
126
SOURCE ..\..\src\assembler.vhd
127
SOURCE ..\..\src\assembler_register.vhd
128
SOURCE ..\..\src\assembling_unit.vhd
129
SOURCE ..\..\src\output_buffer_cu.vhd
130
SOURCE ..\..\src\output_buffer_32_32.vhd
131
#SOURCE ..\..\src\crc_unit_c.vhd
132
#SOURCE ..\..\src\crc_unit_d.vhd
133
SOURCE ..\..\src\level1rc.vhd
134
SOURCE ..\..\src\level1rd.vhd
135
SOURCE ..\..\src\level1r.vhd
136
SOURCE ..\..\src\tb_level1cr.vhd
137
SUBLIB xil_lib VhdlLibrary vhdl
138
LIBFILE ..\..\lib\xil_lib\DP_RAM_XILINX_256.vhd xil_lib vhdl
139
LIBFILE ..\..\lib\xil_lib\DP_RAM_XILINX_512.vhd xil_lib vhdl
140
LIBFILE ..\..\lib\xil_lib\DP_RAM_XILINX_MASK.vhd xil_lib vhdl
141
LIBFILE ..\..\lib\xil_lib\xil_comp.vhd xil_lib vhdl
142
SUBLIB dzx VhdlLibrary vhdl
143
LIBFILE ..\..\lib\dzx\attributes_pkg.vhd dzx vhdl
144
LIBFILE ..\..\lib\dzx\bit_arith_pkg.vhd dzx vhdl
145
LIBFILE ..\..\lib\dzx\bit_arith_pkg_body.vhd dzx vhdl
146
LIBFILE ..\..\lib\dzx\bit_utils_pkg.vhd dzx vhdl
147
LIBFILE ..\..\lib\dzx\bit_utils_pkg_body.vhd dzx vhdl
148
SUBLIB work VhdlLibrary vhdl
149
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.