OpenCores
URL https://opencores.org/ocsvn/xmatchpro/xmatchpro/trunk

Subversion Repositories xmatchpro

[/] [xmatchpro/] [trunk/] [xmw4-comdec/] [xmatch_sim7/] [isim/] [testbench_isim_beh.exe.sim/] [work/] [a_1989027872_1181938964.c] - Blame information for rev 9

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 9 eejlny
/**********************************************************************/
2
/*   ____  ____                                                       */
3
/*  /   /\/   /                                                       */
4
/* /___/  \  /                                                        */
5
/* \   \   \/                                                       */
6
/*  \   \        Copyright (c) 2003-2009 Xilinx, Inc.                */
7
/*  /   /          All Right Reserved.                                 */
8
/* /---/   /\                                                         */
9
/* \   \  /  \                                                      */
10
/*  \___\/\___\                                                    */
11
/***********************************************************************/
12
 
13
/* This file is designed for use with ISim build 0x7708f090 */
14
 
15
#define XSI_HIDE_SYMBOL_SPEC true
16
#include "xsi.h"
17
#include <memory.h>
18
#ifdef __GNUC__
19
#include <stdlib.h>
20
#else
21
#include <malloc.h>
22
#define alloca _alloca
23
#endif
24
static const char *ng0 = "C:/Users/eejlny/projects/xmatch_sim7/xmatch_sim7/src/assembling_unit.vhd";
25
 
26
 
27
 
28
static void work_a_1989027872_1181938964_p_0(char *t0)
29
{
30
    char *t1;
31
    char *t2;
32
    unsigned int t3;
33
    unsigned int t4;
34
    unsigned int t5;
35
    char *t6;
36
    char *t7;
37
    char *t8;
38
    char *t9;
39
    char *t10;
40
    char *t11;
41
 
42
LAB0:    xsi_set_current_line(125, ng0);
43
 
44
LAB3:    t1 = (t0 + 2472U);
45
    t2 = *((char **)t1);
46
    t3 = (55 - 55);
47
    t4 = (t3 * 1U);
48
    t5 = (0 + t4);
49
    t1 = (t2 + t5);
50
    t6 = (t0 + 4936);
51
    t7 = (t6 + 56U);
52
    t8 = *((char **)t7);
53
    t9 = (t8 + 56U);
54
    t10 = *((char **)t9);
55
    memcpy(t10, t1, 32U);
56
    xsi_driver_first_trans_fast_port(t6);
57
 
58
LAB2:    t11 = (t0 + 4840);
59
    *((int *)t11) = 1;
60
 
61
LAB1:    return;
62
LAB4:    goto LAB2;
63
 
64
}
65
 
66
static void work_a_1989027872_1181938964_p_1(char *t0)
67
{
68
    char *t1;
69
    char *t2;
70
    unsigned char t3;
71
    char *t4;
72
    char *t5;
73
    char *t6;
74
    char *t7;
75
    char *t8;
76
 
77
LAB0:    xsi_set_current_line(126, ng0);
78
 
79
LAB3:    t1 = (t0 + 3112U);
80
    t2 = *((char **)t1);
81
    t3 = *((unsigned char *)t2);
82
    t1 = (t0 + 5000);
83
    t4 = (t1 + 56U);
84
    t5 = *((char **)t4);
85
    t6 = (t5 + 56U);
86
    t7 = *((char **)t6);
87
    *((unsigned char *)t7) = t3;
88
    xsi_driver_first_trans_fast_port(t1);
89
 
90
LAB2:    t8 = (t0 + 4856);
91
    *((int *)t8) = 1;
92
 
93
LAB1:    return;
94
LAB4:    goto LAB2;
95
 
96
}
97
 
98
 
99
extern void work_a_1989027872_1181938964_init()
100
{
101
        static char *pe[] = {(void *)work_a_1989027872_1181938964_p_0,(void *)work_a_1989027872_1181938964_p_1};
102
        xsi_register_didat("work_a_1989027872_1181938964", "isim/testbench_isim_beh.exe.sim/work/a_1989027872_1181938964.didat");
103
        xsi_register_executes(pe);
104
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.