OpenCores
URL https://opencores.org/ocsvn/xucpu/xucpu/trunk

Subversion Repositories xucpu

[/] [xucpu/] [trunk/] [src/] [components/] [BRAM/] [Makefile] - Blame information for rev 23

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 23 lcdsgmtr
ifeq ($(OS), Windows_NT)
2
GHDL:=/cygdrive/g/bin/ghdl-0.31-mcode-win32/bin/ghdl
3
else
4 22 lcdsgmtr
GHDL:=/opt/ghdl/ghdl_mcode/translate/ghdldrv/ghdl_mcode
5 23 lcdsgmtr
endif
6 22 lcdsgmtr
 
7
SOURCE:= ../../util/file/hexio.vhdl \
8
        ../../components/multiplexer/MUX.vhdl \
9
        generic_memory_block.vhdl \
10
        ram_parts.vhdl \
11
        RAM.vhdl \
12
        tb_generic_ram.vhdl
13
 
14 23 lcdsgmtr
run: tb_generic
15
        $(GHDL) -r --ieee=synopsys tb_generic_ram \
16
                   --wave=tb_generic_ram.ghw \
17
                   --stop-time=10us
18
 
19 19 lcdsgmtr
tb_generic:
20 22 lcdsgmtr
        $(GHDL) -a $(SOURCE)
21
        $(GHDL) -e tb_generic_ram
22 19 lcdsgmtr
 
23
# vim: set tw=0:

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.