OpenCores
URL https://opencores.org/ocsvn/xucpu/xucpu/trunk

Subversion Repositories xucpu

[/] [xucpu/] [trunk/] [src/] [system/] [S2BOARD_SIM.vhdl] - Blame information for rev 34

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 34 lcdsgmtr
LIBRARY ieee;
2
USE ieee.std_logic_1164.ALL;
3
USE ieee.numeric_std.ALL;
4
 
5
ENTITY S2BOARD_SIM IS
6
END ENTITY S2BOARD_SIM;
7
 
8
ARCHITECTURE Structural OF S2BOARD_SIM IS
9
 
10
  COMPONENT S2 IS
11
 
12
    PORT (
13
      CLOCK  : IN  STD_LOGIC;
14
      RESET  : IN  STD_LOGIC;
15
      LED    : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
16
      SWITCH : IN  STD_LOGIC_VECTOR(7 DOWNTO 0);
17
      BUTTON : IN  STD_LOGIC_VECTOR(4 DOWNTO 0));
18
 
19
  END COMPONENT S2;
20
 
21
  SIGNAL CLOCK  : STD_LOGIC                    := '0';
22
  SIGNAL RESET  : STD_LOGIC                    := '0';
23
  SIGNAL SWITCH : STD_LOGIC_VECTOR(7 DOWNTO 0) := (OTHERS => '0');
24
  SIGNAL BUTTON : STD_LOGIC_VECTOR(4 DOWNTO 0) := (OTHERS => '0');
25
  SIGNAL LED    : STD_LOGIC_VECTOR(7 DOWNTO 0) := (OTHERS => '0');
26
 
27
BEGIN  -- ARCHITECTURE Structural
28
 
29
  CLK1 : PROCESS IS
30
  BEGIN  -- PROCESS CLK1
31
    CLOCK <= '0';
32
    WAIT FOR 5 NS;
33
    CLOCK <= '1';
34
    WAIT FOR 5 NS;
35
  END PROCESS CLK1;
36
 
37
  RST1 : PROCESS IS
38
  BEGIN
39
    WAIT FOR 23 NS;
40
    RESET <= '1';
41
    WAIT FOR 16 NS;
42
    RESET <= '0';
43
    WAIT;
44
  END PROCESS RST1;
45
 
46
  BOARD1 : S2
47
    PORT MAP (
48
      CLOCK  => CLOCK,
49
      RESET  => RESET,
50
      LED    => LED,
51
      SWITCH => SWITCH,
52
      BUTTON => BUTTON);
53
 
54
END ARCHITECTURE Structural;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.