OpenCores
URL https://opencores.org/ocsvn/1664/1664/trunk

Subversion Repositories 1664

[/] [1664/] [trunk/] [arci/] [1664/] [inclui/] [0.base.sinia.1664] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 mrdmkg
.defina sinia_bitio 64
2
.defina opera_bitio 16
3
.defina sinia_grandia {sinia_bitio 3 >>}
4
.defina opera_grandia {opera_bitio 3 >>}
5
 
6
{%+{sinia_grandia sinia_bitio_sh_ >> 1 >} .defina sinia_bitio_sh_ 1 ;16
7
%+{sinia_grandia sinia_bitio_sh_ >> 1 >} .defina sinia_bitio_sh_ 2 ;32
8
%+{sinia_grandia sinia_bitio_sh_ >> 1 >} .defina sinia_bitio_sh_ 3 ;64
9
}
10
 
11
.defina sREVENI 63
12
.defina sREVENI_ESETA 62
13
.defina sDESLOCA 59
14
.defina sMINIMA 60
15
.defina sMASIMA 61
16
 
17
.defina sMODEL_T0 55
18
 
19
.defina s_0 {sMODEL_T0 1 +}
20
.defina s_1 {s_0 1 +}
21
.defina s_n {s_1 1 +}
22
 
23
.defina sD0 4
24
.defina sD1 5
25
 
26
.defina sPILA 6
27
.defina sIP 7
28
 
29
.defina sR0 8
30
.defina sR1 {sR0 1 +}
31
.defina sR2 {sR0 2 +}
32
.defina sR3 {sR0 3 +}
33
.defina sR4 {sR0 4 +}
34
.defina sR5 {sR0 5 +}
35
.defina sR6 {sR0 6 +}
36
.defina sR7 {sR0 7 +}
37
.defina sR8 {sR0 8 +}
38
.defina sR9 {sR0 9 +}
39
.defina sR10 {sR0 10 +}
40
.defina sR11 {sR0 11 +}
41
.defina sR12 {sR0 12 +}
42
.defina sR13 {sR0 13 +}
43
.defina sR14 {sR0 14 +}
44
.defina sR15 {sR0 15 +}
45
.defina sR16 {sR0 16 +}
46
.defina sR17 {sR0 17 +}
47
.defina sR18 {sR0 18 +}
48
.defina sR19 {sR0 19 +}
49
.defina sR20 {sR0 20 +}
50
.defina sR21 {sR0 21 +}
51
.defina sR22 {sR0 22 +}
52
.defina sR23 {sR0 23 +}
53
.defina sR24 {sR0 24 +}
54
.defina sR25 {sR0 25 +}
55
.defina sR26 {sR0 26 +}
56
.defina sR27 {sR0 27 +}
57
.defina sR28 {sR0 28 +}
58
.defina sR29 {sR0 29 +}
59
.defina sR30 {sR0 30 +}
60
.defina sR31 {sR0 31 +}
61
.defina sR_final sR31
62
 
63
.defina sT0 sR_final
64
.defina sT1 {sT0 1 +}
65
.defina sT2 {sT0 2 +}
66
.defina sT3 {sT0 3 +}
67
.defina sT4 {sT0 4 +}
68
.defina sT5 {sT0 5 +}
69
.defina sT6 {sT0 6 +}
70
.defina sT7 {sT0 7 +}
71
.defina sT8 {sT0 8 +}
72
.defina sT9 {sT0 9 +}
73
.defina sT10 {sT0 10 +}
74
.defina sT11 {sT0 11 +}
75
.defina sT12 {sT0 12 +}
76
.defina sT13 {sT0 13 +}
77
.defina sT14 {sT0 14 +}
78
.defina sT15 {sT0 15 +}
79
.defina sT_final sT15
80
 
81
{
82
%!{%1 %0 >=}"fix 0.base.sinia.1664 : cuantia sinia asinada suprapasa cuantia disponable "
83
}sMODEL_T0 sT_final

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.