OpenCores
URL https://opencores.org/ocsvn/1g_ethernet_dpi/1g_ethernet_dpi/trunk

Subversion Repositories 1g_ethernet_dpi

[/] [1g_ethernet_dpi/] [tags/] [vmblite_base/] [hw/] [src/] [rtl/] [wb_uart/] [drivers/] [wb_uart_regs.h] - Blame information for rev 7

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 7 kuzmi4
#ifndef __WB_UART_REGS_H__
2
#define __WB_UART_REGS_H__
3
 
4
#include "xil_types.h"
5
#include "xil_io.h"
6
 
7
/* mem-map: */
8
#define lp_UART_RXD_ADDR        0*4 /* byte-addr */
9
#define lp_UART_TXD_ADDR        1*4
10
#define lp_UART_STS_ADDR        2*4
11
 
12
/* */
13
#define IORD_WB_UART_DATA(base)             Xil_In32(base +lp_UART_RXD_ADDR) 
14
#define IOWR_WB_UART_DATA(base, data)       Xil_Out32(base+lp_UART_TXD_ADDR, (u32)data)
15
#define IORD_WB_UART_STS(base)              Xil_In32(base +lp_UART_STS_ADDR) 
16
/* */
17
#define WB_UART_TX_BUSY(base) (IORD_WB_UART_STS(base) & 0x01)
18
#define WB_UART_RX_EF(base)   (IORD_WB_UART_STS(base) & 0x02)
19
 
20
 
21
#endif /* __WB_UART_REGS_H__ */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.