OpenCores
URL https://opencores.org/ocsvn/a-z80/a-z80/trunk

Subversion Repositories a-z80

[/] [a-z80/] [trunk/] [cpu/] [control/] [exec_zero.vh] - Blame information for rev 6

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 6 gdevic
// Automatically generated by genref.py
2
 
3
// Module: control/decode_state.v
4
ctl_state_iy_set = 0;
5
ctl_state_ixiy_clr = 0;
6
ctl_state_ixiy_we = 0;
7
ctl_state_halt_set = 0;
8
ctl_state_tbl_clr = 0;
9
ctl_state_tbl_ed_set = 0;
10
ctl_state_tbl_cb_set = 0;
11
ctl_state_alu = 0;
12
ctl_repeat_we = 0;
13
 
14
// Module: control/interrupts.v
15
ctl_iff1_iff2 = 0;
16
ctl_iffx_we = 0;
17
ctl_iffx_bit = 0;
18
ctl_im_we = 0;
19
ctl_no_ints = 0;
20
 
21
// Module: control/ir.v
22
ctl_ir_we = 0;
23
 
24
// Module: control/memory_ifc.v
25
ctl_mRead = 0;
26
ctl_mWrite = 0;
27
ctl_iorw = 0;
28
 
29
// Module: alu/alu_control.v
30
ctl_shift_en = 0;
31
ctl_daa_oe = 0;
32
ctl_alu_op_low = 0;
33
ctl_cond_short = 0;
34
ctl_alu_core_hf = 0;
35
ctl_eval_cond = 0;
36
ctl_66_oe = 0;
37
ctl_pf_sel = 0;
38
 
39
// Module: alu/alu_select.v
40
ctl_alu_oe = 0;
41
ctl_alu_shift_oe = 0;
42
ctl_alu_op2_oe = 0;
43
ctl_alu_res_oe = 0;
44
ctl_alu_op1_oe = 0;
45
ctl_alu_bs_oe = 0;
46
ctl_alu_op1_sel_bus = 0;
47
ctl_alu_op1_sel_low = 0;
48
ctl_alu_op1_sel_zero = 0;
49
ctl_alu_op2_sel_zero = 0;
50
ctl_alu_op2_sel_bus = 0;
51
ctl_alu_op2_sel_lq = 0;
52
ctl_alu_sel_op2_neg = 0;
53
ctl_alu_sel_op2_high = 0;
54
ctl_alu_core_R = 0;
55
ctl_alu_core_V = 0;
56
ctl_alu_core_S = 0;
57
 
58
// Module: alu/alu_flags.v
59
ctl_flags_oe = 0;
60
ctl_flags_bus = 0;
61
ctl_flags_alu = 0;
62
ctl_flags_nf_set = 0;
63
ctl_flags_cf_set = 0;
64
ctl_flags_cf_cpl = 0;
65
ctl_flags_cf_we = 0;
66
ctl_flags_sz_we = 0;
67
ctl_flags_xy_we = 0;
68
ctl_flags_hf_we = 0;
69
ctl_flags_pf_we = 0;
70
ctl_flags_nf_we = 0;
71
ctl_flags_cf2_we = 0;
72
ctl_flags_hf_cpl = 0;
73
ctl_flags_use_cf2 = 0;
74
ctl_flags_hf2_we = 0;
75
ctl_flags_nf_clr = 0;
76
ctl_alu_zero_16bit = 0;
77
ctl_flags_cf2_sel = 0;
78
 
79
// Module: registers/reg_file.v
80
ctl_sw_4d = 0;
81
ctl_sw_4u = 0;
82
ctl_reg_in_hi = 0;
83
ctl_reg_in_lo = 0;
84
ctl_reg_out_lo = 0;
85
ctl_reg_out_hi = 0;
86
 
87
// Module: registers/reg_control.v
88
ctl_reg_exx = 0;
89
ctl_reg_ex_af = 0;
90
ctl_reg_ex_de_hl = 0;
91
ctl_reg_use_sp = 0;
92
ctl_reg_sel_pc = 0;
93
ctl_reg_sel_ir = 0;
94
ctl_reg_sel_wz = 0;
95
ctl_reg_gp_we = 0;
96
ctl_reg_not_pc = 0;
97
ctl_reg_sys_we_lo = 0;
98
ctl_reg_sys_we_hi = 0;
99
ctl_reg_sys_we = 0;
100
ctl_reg_gp_hilo = 0;
101
ctl_reg_gp_sel = 0;
102
ctl_reg_sys_hilo = 0;
103
 
104
// Module: bus/address_latch.v
105
ctl_inc_cy = 0;
106
ctl_inc_dec = 0;
107
ctl_inc_zero = 0;
108
ctl_al_we = 0;
109
ctl_inc_limit6 = 0;
110
ctl_bus_inc_oe = 0;
111
ctl_apin_mux = 0;
112
ctl_apin_mux2 = 0;
113
 
114
// Module: bus/bus_control.v
115
ctl_bus_ff_oe = 0;
116
ctl_bus_zero_oe = 0;
117
ctl_bus_db_oe = 0;
118
 
119
// Module: bus/bus_switch.sv
120
ctl_sw_1u = 0;
121
ctl_sw_1d = 0;
122
ctl_sw_2u = 0;
123
ctl_sw_2d = 0;
124
ctl_sw_mask543_en = 0;
125
 
126
// Module: bus/data_pins.v
127
ctl_bus_db_we = 0;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.