OpenCores
URL https://opencores.org/ocsvn/amber/amber/trunk

Subversion Repositories amber

[/] [amber/] [trunk/] [hw/] [isim/] [all.sh] - Blame information for rev 77

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 63 csantifort
#!/bin/bash
2
 
3
#--------------------------------------------------------------#
4
#                                                              #
5
#  all.sh                                                      #
6
#                                                              #
7
#  This file is part of the Amber project                      #
8
#  http://www.opencores.org/project,amber                      #
9
#                                                              #
10
#  Description                                                 #
11
#  Runa list of tests from the $AMBER_BASE/hw/tests directory  #
12
#                                                              #
13
#  Author(s):                                                  #
14
#      - Conor Santifort, santifort@opencores.org              #
15
#                                                              #
16
#//////////////////////////////////////////////////////////////#
17
#                                                              #
18
# Copyright (C) 2010 Authors and OPENCORES.ORG                 #
19
#                                                              #
20
# This source file may be used and distributed without         #
21
# restriction provided that this copyright statement is not    #
22
# removed from the file and that any derivative work contains  #
23
# the original copyright notice and the associated disclaimer. #
24
#                                                              #
25
# This source file is free software; you can redistribute it   #
26
# and/or modify it under the terms of the GNU Lesser General   #
27
# Public License as published by the Free Software Foundation; #
28
# either version 2.1 of the License, or (at your option) any   #
29
# later version.                                               #
30
#                                                              #
31
# This source is distributed in the hope that it will be       #
32
# useful, but WITHOUT ANY WARRANTY; without even the implied   #
33
# warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      #
34
# PURPOSE.  See the GNU Lesser General Public License for more #
35
# details.                                                     #
36
#                                                              #
37
# You should have received a copy of the GNU Lesser General    #
38
# Public License along with this source; if not, download it   #
39
# from http://www.opencores.org/lgpl.shtml                     #
40
#                                                              #
41
#--------------------------------------------------------------#
42
 
43
TEST_LIST="
44
           add adc sub sbc barrel_shift barrel_shift_rs \
45
           change_sbits change_mode \
46
           bl bcc \
47
           ldr ldr_str_pc strb \
48
           ldm1 ldm2 ldm3 ldm4 stm1 stm2 ldm_stm_onetwo stm_stream \
49
           mul mla  \
50
           swp \
51
           \
52
           irq firq swi undefined_ins addr_ex irq_stm irq_disable \
53
           \
54
           cache1 cache2 cache3 cache_swap \
55
           cacheable_area cache_flush \
56
           \
57
           flow1 flow2 flow3 conflict_rd \
58
           \
59
           hiboot_mem ddr31 ddr32 ddr33 \
60
           \
61
           ethmac_reg ethmac_mem ethmac_tx \
62
           \
63
           uart_reg uart_tx uart_rx uart_rxint \
64
           \
65
           bic_bug movs_bug flow_bug \
66
           mlas_bug inflate_bug swp_lock_bug \
67
           cache_swap_bug \
68
           "
69
 
70
for i in $TEST_LIST; do
71
    echo "Run test $i"
72
    ./run.sh ${i} $2 $3
73
done
74
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.