OpenCores
URL https://opencores.org/ocsvn/amber/amber/trunk

Subversion Repositories amber

[/] [amber/] [trunk/] [hw/] [vlog/] [ethmac/] [makefile.inc] - Blame information for rev 82

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 82 csantifort
INCDIR += +$(IPVLOG)/ethmac
2
SRC += $(IPVLOG)/ethmac/eth_clockgen.v
3
SRC += $(IPVLOG)/ethmac/eth_cop.v
4
SRC += $(IPVLOG)/ethmac/eth_crc.v
5
SRC += $(IPVLOG)/ethmac/eth_fifo.v
6
SRC += $(IPVLOG)/ethmac/eth_maccontrol.v
7
SRC += $(IPVLOG)/ethmac/eth_macstatus.v
8
SRC += $(IPVLOG)/ethmac/eth_miim.v
9
SRC += $(IPVLOG)/ethmac/eth_outputcontrol.v
10
SRC += $(IPVLOG)/ethmac/eth_random.v
11
SRC += $(IPVLOG)/ethmac/eth_receivecontrol.v
12
SRC += $(IPVLOG)/ethmac/eth_registers.v
13
SRC += $(IPVLOG)/ethmac/eth_register.v
14
SRC += $(IPVLOG)/ethmac/eth_rxaddrcheck.v
15
SRC += $(IPVLOG)/ethmac/eth_rxcounters.v
16
SRC += $(IPVLOG)/ethmac/eth_rxethmac.v
17
SRC += $(IPVLOG)/ethmac/eth_rxstatem.v
18
SRC += $(IPVLOG)/ethmac/eth_shiftreg.v
19
SRC += $(IPVLOG)/ethmac/eth_spram_256x32.v
20
SRC += $(IPVLOG)/ethmac/eth_top.v
21
SRC += $(IPVLOG)/ethmac/eth_transmitcontrol.v
22
SRC += $(IPVLOG)/ethmac/eth_txcounters.v
23
SRC += $(IPVLOG)/ethmac/eth_txethmac.v
24
SRC += $(IPVLOG)/ethmac/eth_txstatem.v
25
SRC += $(IPVLOG)/ethmac/eth_wishbone.v
26
 
27
DEP += $(IPVLOG)/ethmac/eth_defines.v
28
DEP += $(IPVLOG)/ethmac/timescale.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.