OpenCores
URL https://opencores.org/ocsvn/an-fpga-implementation-of-low-latency-noc-based-mpsoc/an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk

Subversion Repositories an-fpga-implementation-of-low-latency-noc-based-mpsoc

[/] [an-fpga-implementation-of-low-latency-noc-based-mpsoc/] [trunk/] [mpsoc/] [Integration_test/] [Altera/] [report] - Blame information for rev 56

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 56 alirezamon
extract_results(/home/alireza/work/git/hca_git/mpsoc_work/verify/quartus_pronoc,pronoc);
2
/home/alireza/work/git/hca_git/mpsoc_work/verify/quartus_pronoc
3
***************** results *****************
4
 , Fr_max
5
pronoc_output_files,  125.9  ,  Fmax =  125.9   Mhz
6
 
7
 
8
 
9
 
10
-,     Combinational ALUTs
11
pronoc_output_files, 12032 , 36100 ( 33 % )                    ;
12
 
13
 
14
 
15
 
16
-,     Dedicated logic registers
17
pronoc_output_files, 9376 , 36100 ( 26 % )                     ;
18
 
19
 
20
 
21
 
22
-,     Memory ALUTs
23
pronoc_output_files, 0 , 18050 ( 0 % )                          ;
24
 
25
 
26
 
27
 
28
-, ALMs:  partially or completely used
29
pronoc_output_files, 9309 , 18050 ( 52 % )
30
 
31
 
32
 
33
 
34
-, Logic utilization
35
pronoc_output_files, 14767 , 36100 ( 41 % )
36
 
37
 
38
 
39
 
40
-, M9K blocks
41
pronoc_output_files, 33 , 319 ( 10 % )            ;
42
 
43
 
44
 
45
 
46
-, Total block memory bits
47
pronoc_output_files, 16320 , 2939904 ( < 1 % )                ;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.