URL https://opencores.org/ocsvn/an-fpga-implementation-of-low-latency-noc-based-mpsoc/an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk

`timescale 1ns / 1ps /************************************** * Module: tree * Date:2019-01-01 * Author: alireza * * Description: Tree ***************************************/ module tree_noc_top import pronoc_pkg::*; ( reset, clk, chan_in_all, chan_out_all ); input clk,reset; //local ports input smartflit_chanel_t chan_in_all [NE-1 : 0]; output smartflit_chanel_t chan_out_all [NE-1 : 0]; //all routers port smartflit_chanel_t router_chan_in [NR-1 :0][MAX_P-1 : 0]; smartflit_chanel_t router_chan_out [NR-1 :0][MAX_P-1 : 0]; function integer addrencode; input integer pos,k,n,kw; integer pow,i,tmp;begin addrencode=0; pow=1; for (i = 0; i

Subversion Repositories an-fpga-implementation-of-low-latency-noc-based-mpsoc

[/] [an-fpga-implementation-of-low-latency-noc-based-mpsoc/] [trunk/] [mpsoc/] [rtl/] [src_noc/] [tree_noc_top.sv] - Blame information for rev 48

Go to most recent revision | Details | Compare with Previous | View Log

Line No.	Rev	Author	Line

Browse

Tools

Subversion Repositories an-fpga-implementation-of-low-latency-noc-based-mpsoc

[/] [an-fpga-implementation-of-low-latency-noc-based-mpsoc/] [trunk/] [mpsoc/] [rtl/] [src_noc/] [tree_noc_top.sv] - Blame information for rev 48