OpenCores
URL https://opencores.org/ocsvn/aoocs/aoocs/trunk

Subversion Repositories aoocs

[/] [aoocs/] [trunk/] [doc/] [doxygen/] [html/] [classdrv__debug.html] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 alfik 
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
2 
<html xmlns="http://www.w3.org/1999/xhtml">
3 
<head>
4 
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
5 
<title>aoOCS: drv_debug Module Reference</title>
6 
<link href="tabs.css" rel="stylesheet" type="text/css"/>
7 
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
8 
</head>
9 
<body>
10 
<!-- Generated by Doxygen 1.7.2 -->
11 
<div class="navigation" id="top">
12 
  <div class="tabs">
13 
    <ul class="tablist">
14 
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
15 
      <li class="current"><a href="annotated.html"><span>Design&#160;Unit&#160;List</span></a></li>
16 
      <li><a href="files.html"><span>Files</span></a></li>
17 
    </ul>
18 
  </div>
19 
  <div class="tabs2">
20 
    <ul class="tablist">
21 
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
22 
      <li><a href="hierarchy.html"><span>Design&#160;Unit&#160;Hierarchy</span></a></li>
23 
      <li><a href="functions.html"><span>Design&#160;Unit&#160;Members</span></a></li>
24 
    </ul>
25 
  </div>
26 
</div>
27 
<div class="header">
28 
  <div class="summary">
29 
<a href="#Inputs">Inputs</a> &#124;
30 
<a href="#Outputs">Outputs</a> &#124;
31 
<a href="#Signals">Signals</a> &#124;
32 
<a href="#Always Constructs">Always Constructs</a>  </div>
33 
  <div class="headertitle">
34 
<h1>drv_debug Module Reference</h1>  </div>
35 
</div>
36 
<div class="contents">
37 
<!-- doxytag: class="drv_debug" -->
38 
<p><p>Switches and hex leds driver for debug purposes. </p>
39 
 
40 
<a href="#_details">More...</a></p>
41 
<!-- startSectionHeader --><div class="dynheader">
42 
Inheritance diagram for drv_debug:<!-- endSectionHeader --></div>
43 
<!-- startSectionSummary --><!-- endSectionSummary --><!-- startSectionContent --><div class="dyncontent">
44 
 <div class="center">
45 
  <img src="classdrv__debug.png" usemap="#drv_debug_map" alt=""/>
46 
  <map id="drv_debug_map" name="drv_debug_map">
47 
<area href="classaoOCS.html" alt="aoOCS" shape="rect" coords="0,56,73,80"/>
48 
</map>
49 
 </div><!-- endSectionContent --></div>
50 
 
51 
<p><a href="classdrv__debug-members.html">List of all members.</a></p>
52 
<table class="memberdecls">
53 
<tr><td colspan="2"><h2><a name="Always Constructs"></a>
54 
Always Constructs</h2></td></tr>
55 
 <tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdrv__debug.html#a4d3363cafc055d3a43d966b389c9e1eb">ALWAYS_67</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="classdrv__debug.html#a7e36153a71f34792696d16581a6d5f67">CLK_I</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classdrv__debug.html#acd52a7205cfc84d2188f33227e734941">reset_n</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
56 
<tr><td colspan="2"><h2><a name="Inputs"></a>
57 
Inputs</h2></td></tr>
58 
 <tr><td colspan="2"><div class="groupHeader">Clock and reset</div></td></tr>
59 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdrv__debug.html#a7e36153a71f34792696d16581a6d5f67">CLK_I</a> &#160;</td><td class="memItemRight" valign="bottom"></td></tr>
60 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdrv__debug.html#acd52a7205cfc84d2188f33227e734941">reset_n</a> &#160;</td><td class="memItemRight" valign="bottom"></td></tr>
61 
<tr><td colspan="2"><div class="groupHeader">Internal debug signals</div></td></tr>
62 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdrv__debug.html#abea03e7c35c90ebd53d600056c06cbb5">master_adr_o</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">2</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b>  </td></tr>
63 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdrv__debug.html#a458757362a58ddbbe763586cb38419d0">debug_pc</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b>  </td></tr>
64 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdrv__debug.html#a406932e72315d7f81c77d0179d3d564f">debug_syscon</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">7</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b>  </td></tr>
65 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdrv__debug.html#ad91c26028449d56aa73ee49500f7bce6">debug_track</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">7</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b>  </td></tr>
66 
<tr><td colspan="2"><div class="groupHeader">Switches and hex leds hardware interface</div></td></tr>
67 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdrv__debug.html#aa62d2fc6402d3c48aec2b7b2a149c3e0">debug_sw_pc</a> &#160;</td><td class="memItemRight" valign="bottom"></td></tr>
68 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdrv__debug.html#aaffc08056af623227f58da61300c029d">debug_sw_adr</a> &#160;</td><td class="memItemRight" valign="bottom"></td></tr>
69 
<tr><td colspan="2"><h2><a name="Outputs"></a>
70 
Outputs</h2></td></tr>
71 
 <tr><td colspan="2"><div class="groupHeader">Switches and hex leds hardware interface</div></td></tr>
72 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdrv__debug.html#a29bb4486ae47a83ce0124a170b51ff67">hex0</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">7</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b>  </td></tr>
73 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdrv__debug.html#a14cf02ea6548d1bae7a012fb5b5b3714">hex1</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">7</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b>  </td></tr>
74 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdrv__debug.html#a95201ed0da47b8059f4497af75f757c7">hex2</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">7</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b>  </td></tr>
75 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdrv__debug.html#a0d10bdcabc692b98cd821650ff11e3b1">hex3</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">7</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b>  </td></tr>
76 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdrv__debug.html#a86293bf7d1b5f04ce39148ba97d526a9">hex4</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">7</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b>  </td></tr>
77 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdrv__debug.html#a3c2a491bb10a7c7b9f16724f53f99930">hex5</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">7</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b>  </td></tr>
78 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdrv__debug.html#aefbfeea8e3202f7af9e2d7ba54561fba">hex6</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">7</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b>  </td></tr>
79 
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdrv__debug.html#aa6a37e7b63418b1b3e51094f3f432908">hex7</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">[</span><span class="vhdldigit">7</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b>  </td></tr>
80 
<tr><td colspan="2"><h2><a name="Signals"></a>
81 
Signals</h2></td></tr>
82 
 <tr><td class="memItemLeft" align="right" valign="top"><b><span class="vhdlkeyword">reg</span><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classdrv__debug.html#a63597b1cee1d4cf7b6c83630c231baa5">display</a> </td></tr>
83 
</table>
84 
<hr/><a name="_details"></a><h2>Detailed Description</h2>
85 
<p>Switches and hex leds driver for debug purposes. </p>
86 
 
87 
<p>Definition at line <a class="el" href="drv__debug_8v_source.html#l00031">31</a> of file <a class="el" href="drv__debug_8v_source.html">drv_debug.v</a>.</p>
88 
<hr/><h2>Member Function Documentation</h2>
89 
<a class="anchor" id="a4d3363cafc055d3a43d966b389c9e1eb"></a><!-- doxytag: member="drv_debug::ALWAYS_67" ref="a4d3363cafc055d3a43d966b389c9e1eb" args="CLK_I, reset_n" -->
90 
<div class="memitem">
91 
<div class="memproto">
92 
      <table class="memname">
93 
        <tr>
94 
          <td class="memname"><b><span class="vhdlchar"> </span></b>ALWAYS_67          <td></td>
95 
          <td class="paramtype">(<span class="keywordtype"></span> <b><b><a class="el" href="classdrv__debug.html#a7e36153a71f34792696d16581a6d5f67">CLK_I</a></b> <span class="vhdlchar"> </span></b>  <em><span class="vhdlkeyword"></span></em> , </td>
96 
        </tr>
97 
        <tr>
98 
          <td class="paramkey"></td>
99 
          <td></td>
100 
          <td class="paramtype"><span class="keywordtype"></span> <b><b><a class="el" href="classdrv__debug.html#acd52a7205cfc84d2188f33227e734941">reset_n</a></b> <span class="vhdlchar"> </span></b>  <em><span class="vhdlkeyword"></span></em> ) </td>
101 
        </tr>
102 
<code> [Always Construct]</code></td>
103 
        </tr>
104 
      </table>
105 
</div>
106 
<div class="memdoc">
107 
 
108 
<p>Definition at line <a class="el" href="drv__debug_8v_source.html#l00201">201</a> of file <a class="el" href="drv__debug_8v_source.html">drv_debug.v</a>.</p>
109 
 
110 
</div>
111 
</div>
112 
<hr/><h2>Member Data Documentation</h2>
113 
<a class="anchor" id="a7e36153a71f34792696d16581a6d5f67"></a><!-- doxytag: member="drv_debug::CLK_I" ref="a7e36153a71f34792696d16581a6d5f67" args="" -->
114 
<div class="memitem">
115 
<div class="memproto">
116 
      <table class="memname">
117 
        <tr>
118 
          <td class="memname"><span class="stringliteral"><a class="el" href="classdrv__debug.html#a7e36153a71f34792696d16581a6d5f67">CLK_I</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
119 
        </tr>
120 
      </table>
121 
</div>
122 
<div class="memdoc">
123 
 
124 
<p>Definition at line <a class="el" href="drv__debug_8v_source.html#l00034">34</a> of file <a class="el" href="drv__debug_8v_source.html">drv_debug.v</a>.</p>
125 
 
126 
</div>
127 
</div>
128 
<a class="anchor" id="acd52a7205cfc84d2188f33227e734941"></a><!-- doxytag: member="drv_debug::reset_n" ref="acd52a7205cfc84d2188f33227e734941" args="" -->
129 
<div class="memitem">
130 
<div class="memproto">
131 
      <table class="memname">
132 
        <tr>
133 
          <td class="memname"><span class="stringliteral"><a class="el" href="classdrv__debug.html#acd52a7205cfc84d2188f33227e734941">reset_n</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
134 
        </tr>
135 
      </table>
136 
</div>
137 
<div class="memdoc">
138 
 
139 
<p>Definition at line <a class="el" href="drv__debug_8v_source.html#l00035">35</a> of file <a class="el" href="drv__debug_8v_source.html">drv_debug.v</a>.</p>
140 
 
141 
</div>
142 
</div>
143 
<a class="anchor" id="abea03e7c35c90ebd53d600056c06cbb5"></a><!-- doxytag: member="drv_debug::master_adr_o" ref="abea03e7c35c90ebd53d600056c06cbb5" args="" -->
144 
<div class="memitem">
145 
<div class="memproto">
146 
      <table class="memname">
147 
        <tr>
148 
          <td class="memname"><span class="stringliteral"><a class="el" href="classdrv__debug.html#abea03e7c35c90ebd53d600056c06cbb5">master_adr_o</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">2</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
149 
        </tr>
150 
      </table>
151 
</div>
152 
<div class="memdoc">
153 
 
154 
<p>Definition at line <a class="el" href="drv__debug_8v_source.html#l00040">40</a> of file <a class="el" href="drv__debug_8v_source.html">drv_debug.v</a>.</p>
155 
 
156 
</div>
157 
</div>
158 
<a class="anchor" id="a458757362a58ddbbe763586cb38419d0"></a><!-- doxytag: member="drv_debug::debug_pc" ref="a458757362a58ddbbe763586cb38419d0" args="" -->
159 
<div class="memitem">
160 
<div class="memproto">
161 
      <table class="memname">
162 
        <tr>
163 
          <td class="memname"><span class="stringliteral"><a class="el" href="classdrv__debug.html#a458757362a58ddbbe763586cb38419d0">debug_pc</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">31</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
164 
        </tr>
165 
      </table>
166 
</div>
167 
<div class="memdoc">
168 
 
169 
<p>Definition at line <a class="el" href="drv__debug_8v_source.html#l00041">41</a> of file <a class="el" href="drv__debug_8v_source.html">drv_debug.v</a>.</p>
170 
 
171 
</div>
172 
</div>
173 
<a class="anchor" id="a406932e72315d7f81c77d0179d3d564f"></a><!-- doxytag: member="drv_debug::debug_syscon" ref="a406932e72315d7f81c77d0179d3d564f" args="" -->
174 
<div class="memitem">
175 
<div class="memproto">
176 
      <table class="memname">
177 
        <tr>
178 
          <td class="memname"><span class="stringliteral"><a class="el" href="classdrv__debug.html#a406932e72315d7f81c77d0179d3d564f">debug_syscon</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">7</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
179 
        </tr>
180 
      </table>
181 
</div>
182 
<div class="memdoc">
183 
 
184 
<p>Definition at line <a class="el" href="drv__debug_8v_source.html#l00042">42</a> of file <a class="el" href="drv__debug_8v_source.html">drv_debug.v</a>.</p>
185 
 
186 
</div>
187 
</div>
188 
<a class="anchor" id="ad91c26028449d56aa73ee49500f7bce6"></a><!-- doxytag: member="drv_debug::debug_track" ref="ad91c26028449d56aa73ee49500f7bce6" args="" -->
189 
<div class="memitem">
190 
<div class="memproto">
191 
      <table class="memname">
192 
        <tr>
193 
          <td class="memname"><span class="stringliteral"><a class="el" href="classdrv__debug.html#ad91c26028449d56aa73ee49500f7bce6">debug_track</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">7</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
194 
        </tr>
195 
      </table>
196 
</div>
197 
<div class="memdoc">
198 
 
199 
<p>Definition at line <a class="el" href="drv__debug_8v_source.html#l00043">43</a> of file <a class="el" href="drv__debug_8v_source.html">drv_debug.v</a>.</p>
200 
 
201 
</div>
202 
</div>
203 
<a class="anchor" id="a29bb4486ae47a83ce0124a170b51ff67"></a><!-- doxytag: member="drv_debug::hex0" ref="a29bb4486ae47a83ce0124a170b51ff67" args="" -->
204 
<div class="memitem">
205 
<div class="memproto">
206 
      <table class="memname">
207 
        <tr>
208 
          <td class="memname"><span class="stringliteral"><a class="el" href="classdrv__debug.html#a29bb4486ae47a83ce0124a170b51ff67">hex0</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">7</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
209 
        </tr>
210 
      </table>
211 
</div>
212 
<div class="memdoc">
213 
 
214 
<p>Definition at line <a class="el" href="drv__debug_8v_source.html#l00049">49</a> of file <a class="el" href="drv__debug_8v_source.html">drv_debug.v</a>.</p>
215 
 
216 
</div>
217 
</div>
218 
<a class="anchor" id="a14cf02ea6548d1bae7a012fb5b5b3714"></a><!-- doxytag: member="drv_debug::hex1" ref="a14cf02ea6548d1bae7a012fb5b5b3714" args="" -->
219 
<div class="memitem">
220 
<div class="memproto">
221 
      <table class="memname">
222 
        <tr>
223 
          <td class="memname"><span class="stringliteral"><a class="el" href="classdrv__debug.html#a14cf02ea6548d1bae7a012fb5b5b3714">hex1</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">7</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
224 
        </tr>
225 
      </table>
226 
</div>
227 
<div class="memdoc">
228 
 
229 
<p>Definition at line <a class="el" href="drv__debug_8v_source.html#l00050">50</a> of file <a class="el" href="drv__debug_8v_source.html">drv_debug.v</a>.</p>
230 
 
231 
</div>
232 
</div>
233 
<a class="anchor" id="a95201ed0da47b8059f4497af75f757c7"></a><!-- doxytag: member="drv_debug::hex2" ref="a95201ed0da47b8059f4497af75f757c7" args="" -->
234 
<div class="memitem">
235 
<div class="memproto">
236 
      <table class="memname">
237 
        <tr>
238 
          <td class="memname"><span class="stringliteral"><a class="el" href="classdrv__debug.html#a95201ed0da47b8059f4497af75f757c7">hex2</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">7</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
239 
        </tr>
240 
      </table>
241 
</div>
242 
<div class="memdoc">
243 
 
244 
<p>Definition at line <a class="el" href="drv__debug_8v_source.html#l00051">51</a> of file <a class="el" href="drv__debug_8v_source.html">drv_debug.v</a>.</p>
245 
 
246 
</div>
247 
</div>
248 
<a class="anchor" id="a0d10bdcabc692b98cd821650ff11e3b1"></a><!-- doxytag: member="drv_debug::hex3" ref="a0d10bdcabc692b98cd821650ff11e3b1" args="" -->
249 
<div class="memitem">
250 
<div class="memproto">
251 
      <table class="memname">
252 
        <tr>
253 
          <td class="memname"><span class="stringliteral"><a class="el" href="classdrv__debug.html#a0d10bdcabc692b98cd821650ff11e3b1">hex3</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">7</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
254 
        </tr>
255 
      </table>
256 
</div>
257 
<div class="memdoc">
258 
 
259 
<p>Definition at line <a class="el" href="drv__debug_8v_source.html#l00052">52</a> of file <a class="el" href="drv__debug_8v_source.html">drv_debug.v</a>.</p>
260 
 
261 
</div>
262 
</div>
263 
<a class="anchor" id="a86293bf7d1b5f04ce39148ba97d526a9"></a><!-- doxytag: member="drv_debug::hex4" ref="a86293bf7d1b5f04ce39148ba97d526a9" args="" -->
264 
<div class="memitem">
265 
<div class="memproto">
266 
      <table class="memname">
267 
        <tr>
268 
          <td class="memname"><span class="stringliteral"><a class="el" href="classdrv__debug.html#a86293bf7d1b5f04ce39148ba97d526a9">hex4</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">7</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
269 
        </tr>
270 
      </table>
271 
</div>
272 
<div class="memdoc">
273 
 
274 
<p>Definition at line <a class="el" href="drv__debug_8v_source.html#l00053">53</a> of file <a class="el" href="drv__debug_8v_source.html">drv_debug.v</a>.</p>
275 
 
276 
</div>
277 
</div>
278 
<a class="anchor" id="a3c2a491bb10a7c7b9f16724f53f99930"></a><!-- doxytag: member="drv_debug::hex5" ref="a3c2a491bb10a7c7b9f16724f53f99930" args="" -->
279 
<div class="memitem">
280 
<div class="memproto">
281 
      <table class="memname">
282 
        <tr>
283 
          <td class="memname"><span class="stringliteral"><a class="el" href="classdrv__debug.html#a3c2a491bb10a7c7b9f16724f53f99930">hex5</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">7</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
284 
        </tr>
285 
      </table>
286 
</div>
287 
<div class="memdoc">
288 
 
289 
<p>Definition at line <a class="el" href="drv__debug_8v_source.html#l00054">54</a> of file <a class="el" href="drv__debug_8v_source.html">drv_debug.v</a>.</p>
290 
 
291 
</div>
292 
</div>
293 
<a class="anchor" id="aefbfeea8e3202f7af9e2d7ba54561fba"></a><!-- doxytag: member="drv_debug::hex6" ref="aefbfeea8e3202f7af9e2d7ba54561fba" args="" -->
294 
<div class="memitem">
295 
<div class="memproto">
296 
      <table class="memname">
297 
        <tr>
298 
          <td class="memname"><span class="stringliteral"><a class="el" href="classdrv__debug.html#aefbfeea8e3202f7af9e2d7ba54561fba">hex6</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">7</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
299 
        </tr>
300 
      </table>
301 
</div>
302 
<div class="memdoc">
303 
 
304 
<p>Definition at line <a class="el" href="drv__debug_8v_source.html#l00055">55</a> of file <a class="el" href="drv__debug_8v_source.html">drv_debug.v</a>.</p>
305 
 
306 
</div>
307 
</div>
308 
<a class="anchor" id="aa6a37e7b63418b1b3e51094f3f432908"></a><!-- doxytag: member="drv_debug::hex7" ref="aa6a37e7b63418b1b3e51094f3f432908" args="" -->
309 
<div class="memitem">
310 
<div class="memproto">
311 
      <table class="memname">
312 
        <tr>
313 
          <td class="memname"><span class="stringliteral"><a class="el" href="classdrv__debug.html#aa6a37e7b63418b1b3e51094f3f432908">hex7</a></span> <b><span class="vhdlchar">[</span><span class="vhdldigit">7</span><span class="vhdlchar">:</span><span class="vhdldigit">0</span><span class="vhdlchar">]</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Output]</code></td>
314 
        </tr>
315 
      </table>
316 
</div>
317 
<div class="memdoc">
318 
 
319 
<p>Definition at line <a class="el" href="drv__debug_8v_source.html#l00056">56</a> of file <a class="el" href="drv__debug_8v_source.html">drv_debug.v</a>.</p>
320 
 
321 
</div>
322 
</div>
323 
<a class="anchor" id="aa62d2fc6402d3c48aec2b7b2a149c3e0"></a><!-- doxytag: member="drv_debug::debug_sw_pc" ref="aa62d2fc6402d3c48aec2b7b2a149c3e0" args="" -->
324 
<div class="memitem">
325 
<div class="memproto">
326 
      <table class="memname">
327 
        <tr>
328 
          <td class="memname"><span class="stringliteral"><a class="el" href="classdrv__debug.html#aa62d2fc6402d3c48aec2b7b2a149c3e0">debug_sw_pc</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
329 
        </tr>
330 
      </table>
331 
</div>
332 
<div class="memdoc">
333 
 
334 
<p>Definition at line <a class="el" href="drv__debug_8v_source.html#l00058">58</a> of file <a class="el" href="drv__debug_8v_source.html">drv_debug.v</a>.</p>
335 
 
336 
</div>
337 
</div>
338 
<a class="anchor" id="aaffc08056af623227f58da61300c029d"></a><!-- doxytag: member="drv_debug::debug_sw_adr" ref="aaffc08056af623227f58da61300c029d" args="" -->
339 
<div class="memitem">
340 
<div class="memproto">
341 
      <table class="memname">
342 
        <tr>
343 
          <td class="memname"><span class="stringliteral"><a class="el" href="classdrv__debug.html#aaffc08056af623227f58da61300c029d">debug_sw_adr</a></span> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar"> </span></b> <code> [Input]</code></td>
344 
        </tr>
345 
      </table>
346 
</div>
347 
<div class="memdoc">
348 
 
349 
<p>Definition at line <a class="el" href="drv__debug_8v_source.html#l00059">59</a> of file <a class="el" href="drv__debug_8v_source.html">drv_debug.v</a>.</p>
350 
 
351 
</div>
352 
</div>
353 
<a class="anchor" id="a63597b1cee1d4cf7b6c83630c231baa5"></a><!-- doxytag: member="drv_debug::display" ref="a63597b1cee1d4cf7b6c83630c231baa5" args="reg[31:0]" -->
354 
<div class="memitem">
355 
<div class="memproto">
356 
      <table class="memname">
357 
        <tr>
358 
          <td class="memname"><span class="stringliteral"><a class="el" href="classdrv__debug.html#a63597b1cee1d4cf7b6c83630c231baa5">display</a></span> <b><span class="vhdlchar"> </span></b> <code> [reg[31:0]]</code></td>
359 
        </tr>
360 
      </table>
361 
</div>
362 
<div class="memdoc">
363 
 
364 
<p>Definition at line <a class="el" href="drv__debug_8v_source.html#l00199">199</a> of file <a class="el" href="drv__debug_8v_source.html">drv_debug.v</a>.</p>
365 
 
366 
</div>
367 
</div>
368 
<hr/>The documentation for this class was generated from the following file:<ul>
369 
<li><a class="el" href="drv__debug_8v_source.html">drv_debug.v</a></li>
370 
</ul>
371 
</div>
372 
<hr class="footer"/><address class="footer"><small>Generated on Mon Dec 20 2010 21:20:20 for aoOCS by&#160;
373 
<a href="http://www.doxygen.org/index.html">
374 
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.2 </small></address>
375 
</body>
376 
</html>

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.