OpenCores
URL https://opencores.org/ocsvn/aoocs/aoocs/trunk

Subversion Repositories aoocs

[/] [aoocs/] [trunk/] [doc/] [doxygen/] [html/] [classvga__capture-members.html] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 alfik 
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
2 
<html xmlns="http://www.w3.org/1999/xhtml">
3 
<head>
4 
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
5 
<title>aoOCS: Member List</title>
6 
<link href="tabs.css" rel="stylesheet" type="text/css"/>
7 
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
8 
</head>
9 
<body>
10 
<!-- Generated by Doxygen 1.7.2 -->
11 
<div class="navigation" id="top">
12 
  <div class="tabs">
13 
    <ul class="tablist">
14 
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
15 
      <li><a href="modules.html"><span>Modules</span></a></li>
16 
      <li class="current"><a href="annotated.html"><span>Design&#160;Unit&#160;List</span></a></li>
17 
      <li><a href="files.html"><span>Files</span></a></li>
18 
    </ul>
19 
  </div>
20 
  <div class="tabs2">
21 
    <ul class="tablist">
22 
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
23 
      <li><a href="hierarchy.html"><span>Design&#160;Unit&#160;Hierarchy</span></a></li>
24 
      <li><a href="functions.html"><span>Design&#160;Unit&#160;Members</span></a></li>
25 
    </ul>
26 
  </div>
27 
</div>
28 
<div class="header">
29 
  <div class="headertitle">
30 
<h1>vga_capture Member List</h1>  </div>
31 
</div>
32 
<div class="contents">
33 
This is the complete list of members for <a class="el" href="classvga__capture.html">vga_capture</a>, including all inherited members.<table>
34 
  <tr class="memlist"><td><a class="el" href="classvga__capture.html#a07e2196b812ab052f8f340e6037c8a0d">clk_30</a></td><td><a class="el" href="classvga__capture.html">vga_capture</a></td><td><code> [Input]</code></td></tr>
35 
  <tr class="memlist"><td><a class="el" href="classvga__capture.html#a780377927ae758cb7b049d3965f384da">clk_25</a></td><td><a class="el" href="classvga__capture.html">vga_capture</a></td><td><code> [Input]</code></td></tr>
36 
  <tr class="memlist"><td><a class="el" href="classvga__capture.html#a2ac949110c87f316dae9a7f6f92124e1">reset_n</a></td><td><a class="el" href="classvga__capture.html">vga_capture</a></td><td><code> [Input]</code></td></tr>
37 
  <tr class="memlist"><td><a class="el" href="classvga__capture.html#a82931d3c79277785124b41359211a1a7">vga_r</a></td><td><a class="el" href="classvga__capture.html">vga_capture</a></td><td><code> [Input]</code></td></tr>
38 
  <tr class="memlist"><td><a class="el" href="classvga__capture.html#a545541c9a7091b81dedb286674b278d3">vga_g</a></td><td><a class="el" href="classvga__capture.html">vga_capture</a></td><td><code> [Input]</code></td></tr>
39 
  <tr class="memlist"><td><a class="el" href="classvga__capture.html#afc0c214510eef283465543353a7c5d8a">vga_b</a></td><td><a class="el" href="classvga__capture.html">vga_capture</a></td><td><code> [Input]</code></td></tr>
40 
  <tr class="memlist"><td><a class="el" href="classvga__capture.html#add39a9ff1b902cca9334d1d8dd6d5d6b">display_valid</a></td><td><a class="el" href="classvga__capture.html">vga_capture</a></td><td><code> [Input]</code></td></tr>
41 
  <tr class="memlist"><td><a class="el" href="classvga__capture.html#a9fe89eca5989b273b280cef581de0c3f">enet_clk_25</a></td><td><a class="el" href="classvga__capture.html">vga_capture</a></td><td><code> [Output]</code></td></tr>
42 
  <tr class="memlist"><td><a class="el" href="classvga__capture.html#a9a14ae3a9434a532621625bab3b0b9a1">enet_reset_n</a></td><td><a class="el" href="classvga__capture.html">vga_capture</a></td><td><code> [Output]</code></td></tr>
43 
  <tr class="memlist"><td><a class="el" href="classvga__capture.html#a4ce7dfcd51f6fafa6f68c4451f701d0c">enet_cs_n</a></td><td><a class="el" href="classvga__capture.html">vga_capture</a></td><td><code> [Output]</code></td></tr>
44 
  <tr class="memlist"><td><a class="el" href="classvga__capture.html#a8827ab14734cae8463730d5dc460454f">enet_irq</a></td><td><a class="el" href="classvga__capture.html">vga_capture</a></td><td><code> [Input]</code></td></tr>
45 
  <tr class="memlist"><td><a class="el" href="classvga__capture.html#afdb7af2d1042c612676529bdcd68a05c">enet_ior_n</a></td><td><a class="el" href="classvga__capture.html">vga_capture</a></td><td><code> [Output]</code></td></tr>
46 
  <tr class="memlist"><td><a class="el" href="classvga__capture.html#ad93acbeb04b4866cbe168acea048fc00">enet_iow_n</a></td><td><a class="el" href="classvga__capture.html">vga_capture</a></td><td><code> [Output]</code></td></tr>
47 
  <tr class="memlist"><td><a class="el" href="classvga__capture.html#a7c8b996d7a08a3fb7b63f0667a7e12ef">enet_cmd</a></td><td><a class="el" href="classvga__capture.html">vga_capture</a></td><td><code> [Output]</code></td></tr>
48 
  <tr class="memlist"><td><a class="el" href="classvga__capture.html#a415a70b3d7198d3282610022751de6d8">enet_data</a></td><td><a class="el" href="classvga__capture.html">vga_capture</a></td><td><code> [Inout]</code></td></tr>
49 
  <tr class="memlist"><td><a class="el" href="classvga__capture.html#a9b7fb3d3f6c622692e3d5b65e050753a">tx_active</a></td><td><a class="el" href="classvga__capture.html">vga_capture</a></td><td><code> [Signal]</code></td></tr>
50 
  <tr class="memlist"><td><a class="el" href="classvga__capture.html#a5803d9b80a06d8486e2af6b362cc6177">enet_data_oe</a></td><td><a class="el" href="classvga__capture.html">vga_capture</a></td><td><code> [Signal]</code></td></tr>
51 
  <tr class="memlist"><td><a class="el" href="classvga__capture.html#ad5deabd97e23df6cb94a55be33a5e13d">enet_data_out</a></td><td><a class="el" href="classvga__capture.html">vga_capture</a></td><td><code> [Signal]</code></td></tr>
52 
  <tr class="memlist"><td><a class="el" href="classvga__capture.html#aae9a3f0658faf4cab77fd197c1a30ba2">ram_addr</a></td><td><a class="el" href="classvga__capture.html">vga_capture</a></td><td><code> [Signal]</code></td></tr>
53 
  <tr class="memlist"><td><a class="el" href="classvga__capture.html#a6ca923ab0b43c63a36795c06a7ed7cbb">ram_q</a></td><td><a class="el" href="classvga__capture.html">vga_capture</a></td><td><code> [Signal]</code></td></tr>
54 
  <tr class="memlist"><td><a class="el" href="classvga__capture.html#a2e2d5d858bb65882da803f77dc3ad9f9">vga_line_number</a></td><td><a class="el" href="classvga__capture.html">vga_capture</a></td><td><code> [Signal]</code></td></tr>
55 
  <tr class="memlist"><td><a class="el" href="classvga__capture.html#aa0ae37b440563a3cba5857c19c0fc321">last_display_valid</a></td><td><a class="el" href="classvga__capture.html">vga_capture</a></td><td><code> [Signal]</code></td></tr>
56 
  <tr class="memlist"><td><a class="el" href="classvga__capture.html#ad88aa1faaf9b0297ceb79675416672f3">select_line</a></td><td><a class="el" href="classvga__capture.html">vga_capture</a></td><td><code> [Signal]</code></td></tr>
57 
  <tr class="memlist"><td><a class="el" href="classvga__capture.html#a1fa79ccb8d20e6a1d404dc7033536572">block_wrreq</a></td><td><a class="el" href="classvga__capture.html">vga_capture</a></td><td><code> [Signal]</code></td></tr>
58 
  <tr class="memlist"><td><a class="el" href="classvga__capture.html#a88684f24ada2cd371386e6f600aa08d8">fifo_wrreq</a></td><td><a class="el" href="classvga__capture.html">vga_capture</a></td><td><code> [Signal]</code></td></tr>
59 
  <tr class="memlist"><td><a class="el" href="classvga__capture.html#a7923eccb18a807d0dd25fc649fc315f3">start_load</a></td><td><a class="el" href="classvga__capture.html">vga_capture</a></td><td><code> [Signal]</code></td></tr>
60 
  <tr class="memlist"><td><a class="el" href="classvga__capture.html#aad57b6fecebd4e7aec75f433507b55cd">fifo_empty</a></td><td><a class="el" href="classvga__capture.html">vga_capture</a></td><td><code> [Signal]</code></td></tr>
61 
  <tr class="memlist"><td><a class="el" href="classvga__capture.html#af60734bc0dd9ee6c76a6ad073a2922c0">fifo_q</a></td><td><a class="el" href="classvga__capture.html">vga_capture</a></td><td><code> [Signal]</code></td></tr>
62 
  <tr class="memlist"><td><a class="el" href="classvga__capture.html#a175510c6d10d0a359dc13b81334bb11f">fifo_rdreq</a></td><td><a class="el" href="classvga__capture.html">vga_capture</a></td><td><code> [Signal]</code></td></tr>
63 
  <tr class="memlist"><td><a class="el" href="classvga__capture.html#ace8b499e7026ba90ce684a7b596409a3">fifo_rd_cnt</a></td><td><a class="el" href="classvga__capture.html">vga_capture</a></td><td><code> [Signal]</code></td></tr>
64 
  <tr class="memlist"><td><a class="el" href="classvga__capture.html#a8094baf5a487d00c87e5abaf86e3ebb6">last_fifo_q</a></td><td><a class="el" href="classvga__capture.html">vga_capture</a></td><td><code> [Signal]</code></td></tr>
65 
  <tr class="memlist"><td><a class="el" href="classvga__capture.html#afd0d6bf88f5d0192aea0a9e15469b823">state_counter</a></td><td><a class="el" href="classvga__capture.html">vga_capture</a></td><td><code> [Signal]</code></td></tr>
66 
  <tr class="memlist"><td><a class="el" href="classvga__capture.html#a3305dae46003d5c68ca0e917b94aaf4c">altsyncram</a></td><td><a class="el" href="classvga__capture.html">vga_capture</a></td><td><code> [Module Instance]</code></td></tr>
67 
  <tr class="memlist"><td><a class="el" href="classvga__capture.html#a0cd5229f9236bafdc60cd75f2836d688">ALWAYS_80</a>clk_30, reset_n</td><td><a class="el" href="classvga__capture.html">vga_capture</a></td><td><code> [Always Construct]</code></td></tr>
68 
  <tr class="memlist"><td><a class="el" href="classvga__capture.html#af0c7c40cb7c77b8c759687d6362a7e17">ALWAYS_81</a>clk_30, reset_n</td><td><a class="el" href="classvga__capture.html">vga_capture</a></td><td><code> [Always Construct]</code></td></tr>
69 
  <tr class="memlist"><td><a class="el" href="classvga__capture.html#a59768c08add982f9d20148482217c411">scfifo</a></td><td><a class="el" href="classvga__capture.html">vga_capture</a></td><td><code> [Module Instance]</code></td></tr>
70 
</table></div>
71 
<hr class="footer"/><address class="footer"><small>Generated on Sat Dec 18 2010 22:33:58 for aoOCS by&#160;
72 
<a href="http://www.doxygen.org/index.html">
73 
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.2 </small></address>
74 
</body>
75 
</html>

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.