OpenCores
URL https://opencores.org/ocsvn/blue/blue/trunk

Subversion Repositories blue

[/] [blue/] [trunk/] [blue8/] [and.vcd] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 wd5gnr
$date
2
    Fri Dec  9 00:29:55 2005
3
$end
4
$version
5
    GPLCVER_2.11a of 07/05/05
6
$end
7
$timescale
8
    1 ns
9
$end
10
$scope module one $end
11
$var wire      16 )    dout [15:0] $end
12
$var wire       1 *    send $end
13
$upscope $end
14
$scope module register $end
15
$var wire       1 +    clk $end
16
$var wire      16 ,    din [15:0] $end
17
$var wire      16 -    dout [15:0] $end
18
$var reg      16 .    regvalue [15:0] $end
19
$var wire       1 /    send $end
20
$var wire       1 0    write $end
21
$upscope $end
22
$scope module t_and $end
23
$var reg       1 1    a $end
24
$var reg       1 2    b $end
25
$var wire       1 3    q $end
26
$scope module U0 $end
27
$var wire       1 &    a $end
28
$var wire       1 '    b $end
29
$var wire       1 (    z $end
30
$scope module uint $end
31
$var wire       1 !    a $end
32
$var wire       1 "    b $end
33
$var wire       1 #    c $end
34
$var wire       1 $    d $end
35
$var wire       1 %    z $end
36
$upscope $end
37
$upscope $end
38
$upscope $end
39
$enddefinitions $end
40
#0
41
$dumpvars
42
0!
43
0"
44
1#
45
1$
46
z%
47
0&
48
0'
49
z(
50
bx )
51
z*
52
z+
53
bz ,
54
bx -
55
b0 .
56
z/
57
z0
58
01
59
02
60
z3
61
$end
62
#10
63
1!
64
1&
65
11
66
#20
67
13
68
1(
69
1%
70
1"
71
1'
72
12
73
#25
74
z3
75
z(
76
z%
77
0!
78
0&
79
01
80
#50

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.