Subversion Repositories bustap-jtag

## -- DISCLAIMER OF LIABILITY

## --

## -- This file contains proprietary and confidential information of

## -- Xilinx, Inc. ("Xilinx"), that is distributed under a license

## -- from Xilinx, and may be used, copied and/or disclosed only

## -- pursuant to the terms of a valid license agreement with Xilinx.

## --

## -- XILINX IS PROVIDING THIS DESIGN, CODE, OR INFORMATION

## -- ("MATERIALS") "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER

## -- EXPRESSED, IMPLIED, OR STATUTORY, INCLUDING WITHOUT

## -- LIMITATION, ANY WARRANTY WITH RESPECT TO NONINFRINGEMENT,

## -- MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE. Xilinx

## -- does not warrant that functions included in the Materials will

## -- meet the requirements of Licensee, or that the operation of the

## -- Materials will be uninterrupted or error-free, or that defects

## -- in the Materials will be corrected. Furthermore, Xilinx does

## -- not warrant or make any representations regarding use, or the

## -- results of the use, of the Materials in terms of correctness,

## -- accuracy, reliability or otherwise.

## --

## -- Xilinx products are not designed or intended to be fail-safe,

## -- or for use in any application requiring fail-safe performance,

## -- such as life-support or safety devices or systems, Class III

## -- medical devices, nuclear facilities, applications related to

## -- the deployment of airbags, or any other applications that could

## -- lead to death, personal injury or severe property or

## -- environmental damage (individually and collectively, "critical

## -- applications"). Customer assumes the sole risk and liability

## -- of any use of Xilinx products in critical applications,

## -- subject only to applicable laws and regulations governing

## -- limitations on product liability.

## --

## -- Copyright 2009 Xilinx, Inc.

## -- All rights reserved.

## --

## -- This disclaimer and copyright notice must be retained as part

## -- of this file at all times.

##

###############################################################################

##

## bustap_jtag_v2_1_0.pao

##

## Peripheral Analyze Order File

##

##

###############################################################################

# Global `define

vlgincdir bustap_jtag_v1_00_a .

# Source files

lib bustap_jtag_v1_00_a bustap_jtag.v verilog

lib bustap_jtag_v1_00_a ../../../../../up_monitor.v verilog

lib bustap_jtag_v1_00_a ../../../../../xilinx/chipscope_vio_adda_fifo.v verilog

lib bustap_jtag_v1_00_a ../../../../../xilinx/chipscope_vio_adda_trig.v verilog

lib bustap_jtag_v1_00_a ../../../../../xilinx/chipscope_vio_addr_mask.v verilog

lib bustap_jtag_v1_00_a ../../../../../xilinx/coregen/scfifo.v verilog

lib bustap_jtag_v1_00_a ../../../../../xilinx/coregen/chipscope_vio_fifo.v verilog

lib bustap_jtag_v1_00_a ../../../../../xilinx/coregen/chipscope_vio_trig.v verilog

lib bustap_jtag_v1_00_a ../../../../../xilinx/coregen/chipscope_vio_mask.v verilog