OpenCores
URL https://opencores.org/ocsvn/cde/cde/trunk

Subversion Repositories cde

[/] [cde/] [trunk/] [ip/] [sram/] [doc/] [Geda/] [sym/] [cde_sram_def.sym] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 jt_eaton
v 20100214 1
2
B 300 0  3600 1500 3 60 0 0 -1 -1 0 -1 -1 -1 -1 -1
3
T 400 1650 5 10 1 1 0 0 1 1
4
device=cde_sram_def
5
T 400 1850 8 10 1 1 0 0 1 1
6
refdes=U?
7
P 300 200 0 200 10 1 1
8
{
9
T 400 200 5 10 1 1 0 1 1 1
10
pinnumber=wdata[WIDTH-1:0]
11
T 400 200 5 10 0 1 0 1 1 1
12
pinseq=1
13
}
14
P 300 400 0 400 10 1 1
15
{
16
T 400 400 5 10 1 1 0 1 1 1
17
pinnumber=addr[ADDR-1:0]
18
T 400 400 5 10 0 1 0 1 1 1
19
pinseq=2
20
}
21
P 300 600 0 600 4 0 1
22
{
23
T 400 600 5 10 1 1 0 1 1 1
24
pinnumber=wr
25
T 400 600 5 10 0 1 0 1 1 1
26
pinseq=3
27
}
28
P 300 800 0 800 4 0 1
29
{
30
T 400 800 5 10 1 1 0 1 1 1
31
pinnumber=rd
32
T 400 800 5 10 0 1 0 1 1 1
33
pinseq=4
34
}
35
P 300 1000 0 1000 4 0 1
36
{
37
T 400 1000 5 10 1 1 0 1 1 1
38
pinnumber=cs
39
T 400 1000 5 10 0 1 0 1 1 1
40
pinseq=5
41
}
42
P 300 1200 0 1200 4 0 1
43
{
44
T 400 1200 5 10 1 1 0 1 1 1
45
pinnumber=clk
46
T 400 1200 5 10 0 1 0 1 1 1
47
pinseq=6
48
}
49
P 3900 200 4200 200 10 1 1
50
{
51
T 3800 200 5  10 1 1 0 7 1 1
52
pinnumber=rdata[WIDTH-1:0]
53
T 3800 200 5  10 0 1 0 7 1 1
54
pinseq=7
55
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.