OpenCores
URL https://opencores.org/ocsvn/cde/cde/trunk

Subversion Repositories cde

[/] [cde/] [trunk/] [ip/] [sram/] [rtl/] [xml/] [sram_def.xml] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 jt_eaton
2
5
6
xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
7
xmlns:socgen="http://opencores.org"
8
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
9
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
10
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
11
 
12
opencores.org
13
cde
14
sram
15
def
16
 
17
 
18
 
19
 
20
 
21
 
22
23
       
24
 
25
              
26
              sim*simulation*
27
              Verilog
28
              
29
                     
30
                            fs-sim
31
                     
32
              
33
 
34
              
35
              syn*synthesis*
36
              Verilog
37
              
38
                     
39
                            fs-syn
40
                     
41
              
42
 
43
 
44
              
45
              lintlint
46
              Verilog
47
              
48
                     
49
                            fs-lint
50
                     
51
              
52
 
53
 
54
 
55
 
56
 
57
              
58
              doc
59
              
60
              
61
                                   spirit:library="Testbench"
62
                                   spirit:name="toolflow"
63
                                   spirit:version="documentation"/>
64
              
65
              *documentation*
66
              Verilog
67
              
68
 
69
 
70
 
71
 
72
      
73
 
74
 
75
 
76
77
ADDR0
78
WIDTH0
79
WORDS0
80
WRITETHRU0
81
DEFAULT{WIDTH{1'bx}}
82
INIT_FILE"NONE"
83
INSTANCE_NAME"U1"
84
85
 
86
87
 
88
clk
89
wire
90
in
91
92
 
93
cs
94
wire
95
in
96
97
 
98
wr
99
wire
100
in
101
102
 
103
rd
104
wire
105
in
106
107
 
108
 
109
addr
110
wire
111
in
112
ADDR-10
113
114
 
115
 
116
wdata
117
wire
118
in
119
WIDTH-10
120
121
 
122
rdata
123
reg
124
out
125
WIDTH-10
126
127
 
128
 
129
 
130
131
 
132
133
 
134
 
135
 
136
 
137
 
138
 
139
 
140
141
 
142
 
143
 
144
 
145
   
146
      fs-sim
147
 
148
 
149
 
150
       
151
        dest_dir../verilog/
152
        verilogSourcelibraryDir
153
      
154
 
155
 
156
 
157
  
158
 
159
 
160
   
161
      fs-syn
162
 
163
 
164
 
165
       
166
        dest_dir../verilog/
167
        verilogSourcelibraryDir
168
      
169
 
170
 
171
 
172
 
173
   
174
 
175
 
176
 
177
   
178
      fs-lint
179
 
180
 
181
       
182
        dest_dir../verilog/lint/
183
        verilogSourcelibraryDir
184
      
185
 
186
 
187
 
188
 
189
   
190
 
191
 
192
 
193
 
194
 
195
196
 
197
 
198
 
199
 
200
 
201
 
202
 
203
 
204
 
205

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.