OpenCores
URL https://opencores.org/ocsvn/funbase_ip_library/funbase_ip_library/trunk

Subversion Repositories funbase_ip_library

[/] [funbase_ip_library/] [trunk/] [Altera/] [ip.hwp.cpu/] [nios_ii_sram/] [2.0/] [hdl/] [nios2_sram.qsys] - Blame information for rev 178

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 178 lanttu
2
3
4 
   name="$${FILENAME}"
5 
   displayName="$${FILENAME}"
6 
   version="1.0"
7 
   description=""
8 
   tags=""
9 
   categories="System" />
10
11 
{
12 
   element $${FILENAME}
13 
   {
14 
   }
15 
   element jtag_uart_0.avalon_jtag_slave
16 
   {
17 
      datum baseAddress
18 
      {
19 
         value = "12872";
20 
         type = "String";
21 
      }
22 
   }
23 
   element hibi_pe_dma_0.avalon_slave_0
24 
   {
25 
      datum baseAddress
26 
      {
27 
         value = "12288";
28 
         type = "String";
29 
      }
30 
   }
31 
   element sram_0.avalon_sram_slave
32 
   {
33 
      datum baseAddress
34 
      {
35 
         value = "1048576";
36 
         type = "String";
37 
      }
38 
   }
39 
   element clk_0
40 
   {
41 
      datum _sortIndex
42 
      {
43 
         value = "0";
44 
         type = "int";
45 
      }
46 
   }
47 
   element sysid_qsys_0.control_slave
48 
   {
49 
      datum baseAddress
50 
      {
51 
         value = "12864";
52 
         type = "String";
53 
      }
54 
   }
55 
   element hibi_pe_dma_0
56 
   {
57 
      datum _sortIndex
58 
      {
59 
         value = "7";
60 
         type = "int";
61 
      }
62 
   }
63 
   element nios2_qsys_0.jtag_debug_module
64 
   {
65 
      datum baseAddress
66 
      {
67 
         value = "10240";
68 
         type = "String";
69 
      }
70 
   }
71 
   element jtag_uart_0
72 
   {
73 
      datum _sortIndex
74 
      {
75 
         value = "4";
76 
         type = "int";
77 
      }
78 
   }
79 
   element nios2_qsys_0
80 
   {
81 
      datum _sortIndex
82 
      {
83 
         value = "1";
84 
         type = "int";
85 
      }
86 
   }
87 
   element onchip_memory2_0
88 
   {
89 
      datum _sortIndex
90 
      {
91 
         value = "3";
92 
         type = "int";
93 
      }
94 
   }
95 
   element onchip_memory2_0.s1
96 
   {
97 
      datum _lockedAddress
98 
      {
99 
         value = "1";
100 
         type = "boolean";
101 
      }
102 
      datum baseAddress
103 
      {
104 
         value = "0";
105 
         type = "String";
106 
      }
107 
   }
108 
   element timer_0.s1
109 
   {
110 
      datum baseAddress
111 
      {
112 
         value = "12832";
113 
         type = "String";
114 
      }
115 
   }
116 
   element timer_1.s1
117 
   {
118 
      datum baseAddress
119 
      {
120 
         value = "12800";
121 
         type = "String";
122 
      }
123 
   }
124 
   element onchip_memory2_0.s2
125 
   {
126 
      datum _lockedAddress
127 
      {
128 
         value = "1";
129 
         type = "boolean";
130 
      }
131 
      datum baseAddress
132 
      {
133 
         value = "0";
134 
         type = "String";
135 
      }
136 
   }
137 
   element sram_0
138 
   {
139 
      datum _sortIndex
140 
      {
141 
         value = "2";
142 
         type = "int";
143 
      }
144 
   }
145 
   element sysid_qsys_0
146 
   {
147 
      datum _sortIndex
148 
      {
149 
         value = "6";
150 
         type = "int";
151 
      }
152 
   }
153 
   element timer_0
154 
   {
155 
      datum _sortIndex
156 
      {
157 
         value = "5";
158 
         type = "int";
159 
      }
160 
   }
161 
   element timer_1
162 
   {
163 
      datum _sortIndex
164 
      {
165 
         value = "8";
166 
         type = "int";
167 
      }
168 
   }
169 
}
170 
]]>
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190 
   name="hibi_pe_dma"
191 
   internal="hibi_pe_dma_0.conduit_end"
192 
   type="conduit"
193 
   dir="end" />
194
195 
   name="sram"
196 
   internal="sram_0.external_interface"
197 
   type="conduit"
198 
   dir="end" />
199
200
201
202
203
204
205
206 
   kind="altera_nios2_qsys"
207 
   version="12.1"
208 
   enabled="1"
209 
   name="nios2_qsys_0">
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263 
  sram_0.avalon_sram_slave
264
265 
  sram_0.avalon_sram_slave
266 
  nios2_qsys_0.jtag_debug_module
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301 
  ]]>
302 
  ]]>
303
304
305
306
307 
  NOT_LISTED 0 INSTALLED 1 IS_DEFAULT_FAMILY 0 ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 0 HAS_ADVANCED_IO_TIMING_SUPPORT 0 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 1 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 0 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 1 HAS_JITTER_SUPPORT 0 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 0 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 1 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 0 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 0 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 1 HAS_SPLIT_IO_SUPPORT 0 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 0 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 1 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 IS_CONFIG_ROM 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 1 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 0 MRAM_MEMORY 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 1 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 0 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 1 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 1 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 0 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 0 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 0 USE_ADVANCED_IO_TIMING_BY_DEFAULT 0 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 0 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 0
308
309
310
311
312
313
314
315
316
317
318 
   kind="altera_avalon_onchip_memory2"
319 
   version="12.1"
320 
   enabled="1"
321 
   name="onchip_memory2_0">
322
323 
  $${FILENAME}_onchip_memory2_0
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343 
   kind="altera_avalon_jtag_uart"
344 
   version="12.1"
345 
   enabled="1"
346 
   name="jtag_uart_0">
347
348
349
350
351
352
353 
  INTERACTIVE_ASCII_OUTPUT
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373 
   kind="altera_avalon_sysid_qsys"
374 
   version="12.1"
375 
   enabled="1"
376 
   name="sysid_qsys_0">
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412 
   kind="avalon"
413 
   version="12.1"
414 
   start="nios2_qsys_0.instruction_master"
415 
   end="nios2_qsys_0.jtag_debug_module">
416
417
418
419
420 
   kind="avalon"
421 
   version="12.1"
422 
   start="nios2_qsys_0.data_master"
423 
   end="nios2_qsys_0.jtag_debug_module">
424
425
426
427
428
429 
   kind="reset"
430 
   version="12.1"
431 
   start="clk_0.clk_reset"
432 
   end="nios2_qsys_0.reset_n" />
433
434 
   kind="clock"
435 
   version="12.1"
436 
   start="clk_0.clk"
437 
   end="onchip_memory2_0.clk1" />
438
439 
   kind="reset"
440 
   version="12.1"
441 
   start="clk_0.clk_reset"
442 
   end="onchip_memory2_0.reset1" />
443
444 
   kind="clock"
445 
   version="12.1"
446 
   start="clk_0.clk"
447 
   end="onchip_memory2_0.clk2" />
448
449 
   kind="reset"
450 
   version="12.1"
451 
   start="clk_0.clk_reset"
452 
   end="onchip_memory2_0.reset2" />
453
454 
   kind="avalon"
455 
   version="12.1"
456 
   start="nios2_qsys_0.data_master"
457 
   end="onchip_memory2_0.s1">
458
459
460
461
462 
   kind="interrupt"
463 
   version="12.1"
464 
   start="nios2_qsys_0.d_irq"
465 
   end="jtag_uart_0.irq">
466
467
468
469
470 
   kind="reset"
471 
   version="12.1"
472 
   start="clk_0.clk_reset"
473 
   end="jtag_uart_0.reset" />
474
475 
   kind="avalon"
476 
   version="12.1"
477 
   start="nios2_qsys_0.data_master"
478 
   end="jtag_uart_0.avalon_jtag_slave">
479
480
481
482
483
484 
   kind="reset"
485 
   version="12.1"
486 
   start="clk_0.clk_reset"
487 
   end="timer_0.reset" />
488
489 
   kind="avalon"
490 
   version="12.1"
491 
   start="nios2_qsys_0.data_master"
492 
   end="timer_0.s1">
493
494
495
496
497 
   kind="interrupt"
498 
   version="12.1"
499 
   start="nios2_qsys_0.d_irq"
500 
   end="timer_0.irq">
501
502
503
504 
   kind="avalon"
505 
   version="12.1"
506 
   start="nios2_qsys_0.data_master"
507 
   end="sysid_qsys_0.control_slave">
508
509
510
511
512 
   kind="reset"
513 
   version="12.1"
514 
   start="clk_0.clk_reset"
515 
   end="sysid_qsys_0.reset" />
516
517
518 
   kind="clock"
519 
   version="12.1"
520 
   start="clk_0.clk"
521 
   end="hibi_pe_dma_0.clock" />
522
523 
   kind="reset"
524 
   version="12.1"
525 
   start="clk_0.clk_reset"
526 
   end="hibi_pe_dma_0.clock_sink_reset" />
527
528 
   kind="avalon"
529 
   version="12.1"
530 
   start="hibi_pe_dma_0.avalon_master"
531 
   end="onchip_memory2_0.s2">
532
533
534
535
536 
   kind="avalon"
537 
   version="12.1"
538 
   start="hibi_pe_dma_0.avalon_master_1"
539 
   end="onchip_memory2_0.s2">
540
541
542
543
544 
   kind="avalon"
545 
   version="12.1"
546 
   start="nios2_qsys_0.data_master"
547 
   end="hibi_pe_dma_0.avalon_slave_0">
548
549
550
551
552 
   kind="interrupt"
553 
   version="12.1"
554 
   start="nios2_qsys_0.d_irq"
555 
   end="hibi_pe_dma_0.interrupt_sender">
556
557
558
559
560 
   kind="reset"
561 
   version="12.1"
562 
   start="clk_0.clk_reset"
563 
   end="timer_1.reset" />
564
565 
   kind="avalon"
566 
   version="12.1"
567 
   start="nios2_qsys_0.data_master"
568 
   end="timer_1.s1">
569
570
571
572
573 
   kind="interrupt"
574 
   version="12.1"
575 
   start="nios2_qsys_0.d_irq"
576 
   end="timer_1.irq">
577
578
579
580 
   kind="clock"
581 
   version="12.1"
582 
   start="clk_0.clk"
583 
   end="sram_0.clock_reset" />
584
585 
   kind="reset"
586 
   version="12.1"
587 
   start="clk_0.clk_reset"
588 
   end="sram_0.clock_reset_reset" />
589
590 
   kind="avalon"
591 
   version="12.1"
592 
   start="nios2_qsys_0.data_master"
593 
   end="sram_0.avalon_sram_slave">
594
595
596
597
598 
   kind="avalon"
599 
   version="12.1"
600 
   start="nios2_qsys_0.instruction_master"
601 
   end="sram_0.avalon_sram_slave">
602
603
604
605

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.