URL https://opencores.org/ocsvn/gnextrapolator/gnextrapolator/trunk

Subversion Repositories gnextrapolator

[/] [gnextrapolator/] [trunk/] [QuartusII/] [db/] [gnextrapolator.hif] - Blame information for rev 5

Details | Compare with Previous | View Log


Quartus II
Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
7
489
OFF
OFF
OFF
ON
ON
ON
FV_OFF
Level2
 
 
VRSM_ON
VHSM_ON
 
-- Start Library Paths --
-- End Library Paths --
-- Start VHDL Libraries --
-- End VHDL Libraries --
# entity
gnextrapolator
# storage
db|gnextrapolator.(0).cnf
db|gnextrapolator.(0).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
gnextrapolator.vhd
c0497f7d48f534f05be4f64f5db791c
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
|
}
# lmf
|altera|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence
 
# end
# entity
altsyncram
# storage
db|gnextrapolator.(1).cnf
db|gnextrapolator.(1).cnf
# case_insensitive
# source_file
|altera|quartus|libraries|megafunctions|altsyncram.tdf
67d9a3902c8a461c1d5750189e124f2
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
ROM
PARAMETER_UNKNOWN
USR
WIDTH_A
16
PARAMETER_UNKNOWN
USR
WIDTHAD_A
5
PARAMETER_UNKNOWN
USR
NUMWORDS_A
32
PARAMETER_UNKNOWN
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
1
PARAMETER_UNKNOWN
DEF
WIDTHAD_B
1
PARAMETER_UNKNOWN
DEF
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
M512
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
gnextrapolator.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
 
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_uv61
PARAMETER_UNKNOWN
USR
}
# used_port {
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
clock0
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# macro_sequence
 
# end
# entity
altsyncram_uv61
# storage
db|gnextrapolator.(2).cnf
db|gnextrapolator.(2).cnf
# case_insensitive
# source_file
db|altsyncram_uv61.tdf
6bbbbed65e2061f9561eb6568126fb
7
# used_port {
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
clock0
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
gnextrapolator.mif
451394458b14cffb5908eee7fcef8ab
}
# macro_sequence
 
# end
# complete
 

Browse

Tools

Subversion Repositories gnextrapolator

[/] [gnextrapolator/] [trunk/] [QuartusII/] [db/] [gnextrapolator.hif] - Blame information for rev 5

Line No.	Rev	Author	Line
1	5	pas.	`Quartus II`
2			`Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition`
3			`7`
4			`489`
5			`OFF`
6			`OFF`
7			`OFF`
8			`ON`
9			`ON`
10			`ON`
11			`FV_OFF`
12			`Level2`
13
14
15			`VRSM_ON`
16			`VHSM_ON`
17
18			`-- Start Library Paths --`
19			`-- End Library Paths --`
20			`-- Start VHDL Libraries --`
21			`-- End VHDL Libraries --`
22			`# entity`
23			`gnextrapolator`
24			`# storage`
25			`db\|gnextrapolator.(0).cnf`
26			`db\|gnextrapolator.(0).cnf`
27			`# logic_option {`
28			`AUTO_RAM_RECOGNITION`
29			`ON`
30			`}`
31			`# case_insensitive`
32			`# source_file`
33			`gnextrapolator.vhd`
34			`c0497f7d48f534f05be4f64f5db791c`
35			`5`
36			`# internal_option {`
37			`HDL_INITIAL_FANOUT_LIMIT`
38			`OFF`
39			`AUTO_RESOURCE_SHARING`
40			`OFF`
41			`AUTO_RAM_RECOGNITION`
42			`ON`
43			`AUTO_ROM_RECOGNITION`
44			`ON`
45			`}`
46			`# hierarchies {`
47			`\|`
48			`}`
49			`# lmf`
50			`\|altera\|quartus\|lmf\|maxplus2.lmf`
51			`a36c8ec425c8a2589af98b2d4daabc3`
52			`# macro_sequence`
53
54			`# end`
55			`# entity`
56			`altsyncram`
57			`# storage`
58			`db\|gnextrapolator.(1).cnf`
59			`db\|gnextrapolator.(1).cnf`
60			`# case_insensitive`
61			`# source_file`
62			`\|altera\|quartus\|libraries\|megafunctions\|altsyncram.tdf`
63			`67d9a3902c8a461c1d5750189e124f2`
64			`7`
65			`# user_parameter {`
66			`BYTE_SIZE_BLOCK`
67			`8`
68			`PARAMETER_UNKNOWN`
69			`DEF`
70			`AUTO_CARRY_CHAINS`
71			`ON`
72			`AUTO_CARRY`
73			`USR`
74			`IGNORE_CARRY_BUFFERS`
75			`OFF`
76			`IGNORE_CARRY`
77			`USR`
78			`AUTO_CASCADE_CHAINS`
79			`ON`
80			`AUTO_CASCADE`
81			`USR`
82			`IGNORE_CASCADE_BUFFERS`
83			`OFF`
84			`IGNORE_CASCADE`
85			`USR`
86			`WIDTH_BYTEENA`
87			`1`
88			`PARAMETER_UNKNOWN`
89			`DEF`
90			`OPERATION_MODE`
91			`ROM`
92			`PARAMETER_UNKNOWN`
93			`USR`
94			`WIDTH_A`
95			`16`
96			`PARAMETER_UNKNOWN`
97			`USR`
98			`WIDTHAD_A`
99			`5`
100			`PARAMETER_UNKNOWN`
101			`USR`
102			`NUMWORDS_A`
103			`32`
104			`PARAMETER_UNKNOWN`
105			`USR`
106			`OUTDATA_REG_A`
107			`UNREGISTERED`
108			`PARAMETER_UNKNOWN`
109			`USR`
110			`ADDRESS_ACLR_A`
111			`NONE`
112			`PARAMETER_UNKNOWN`
113			`USR`
114			`OUTDATA_ACLR_A`
115			`NONE`
116			`PARAMETER_UNKNOWN`
117			`USR`
118			`WRCONTROL_ACLR_A`
119			`NONE`
120			`PARAMETER_UNKNOWN`
121			`USR`
122			`INDATA_ACLR_A`
123			`NONE`
124			`PARAMETER_UNKNOWN`
125			`USR`
126			`BYTEENA_ACLR_A`
127			`NONE`
128			`PARAMETER_UNKNOWN`
129			`DEF`
130			`WIDTH_B`
131			`1`
132			`PARAMETER_UNKNOWN`
133			`DEF`
134			`WIDTHAD_B`
135			`1`
136			`PARAMETER_UNKNOWN`
137			`DEF`
138			`NUMWORDS_B`
139			`1`
140			`PARAMETER_UNKNOWN`
141			`DEF`
142			`INDATA_REG_B`
143			`CLOCK1`
144			`PARAMETER_UNKNOWN`
145			`DEF`
146			`WRCONTROL_WRADDRESS_REG_B`
147			`CLOCK1`
148			`PARAMETER_UNKNOWN`
149			`DEF`
150			`RDCONTROL_REG_B`
151			`CLOCK1`
152			`PARAMETER_UNKNOWN`
153			`DEF`
154			`ADDRESS_REG_B`
155			`CLOCK1`
156			`PARAMETER_UNKNOWN`
157			`DEF`
158			`OUTDATA_REG_B`
159			`UNREGISTERED`
160			`PARAMETER_UNKNOWN`
161			`DEF`
162			`BYTEENA_REG_B`
163			`CLOCK1`
164			`PARAMETER_UNKNOWN`
165			`DEF`
166			`INDATA_ACLR_B`
167			`NONE`
168			`PARAMETER_UNKNOWN`
169			`DEF`
170			`WRCONTROL_ACLR_B`
171			`NONE`
172			`PARAMETER_UNKNOWN`
173			`DEF`
174			`ADDRESS_ACLR_B`
175			`NONE`
176			`PARAMETER_UNKNOWN`
177			`DEF`
178			`OUTDATA_ACLR_B`
179			`NONE`
180			`PARAMETER_UNKNOWN`
181			`DEF`
182			`RDCONTROL_ACLR_B`
183			`NONE`
184			`PARAMETER_UNKNOWN`
185			`DEF`
186			`BYTEENA_ACLR_B`
187			`NONE`
188			`PARAMETER_UNKNOWN`
189			`DEF`
190			`WIDTH_BYTEENA_A`
191			`1`
192			`PARAMETER_UNKNOWN`
193			`DEF`
194			`WIDTH_BYTEENA_B`
195			`1`
196			`PARAMETER_UNKNOWN`
197			`DEF`
198			`RAM_BLOCK_TYPE`
199			`M512`
200			`PARAMETER_UNKNOWN`
201			`USR`
202			`BYTE_SIZE`
203			`8`
204			`PARAMETER_UNKNOWN`
205			`DEF`
206			`READ_DURING_WRITE_MODE_MIXED_PORTS`
207			`DONT_CARE`
208			`PARAMETER_UNKNOWN`
209			`DEF`
210			`READ_DURING_WRITE_MODE_PORT_A`
211			`NEW_DATA_NO_NBE_READ`
212			`PARAMETER_UNKNOWN`
213			`DEF`
214			`READ_DURING_WRITE_MODE_PORT_B`
215			`NEW_DATA_NO_NBE_READ`
216			`PARAMETER_UNKNOWN`
217			`DEF`
218			`INIT_FILE`
219			`gnextrapolator.mif`
220			`PARAMETER_UNKNOWN`
221			`USR`
222			`INIT_FILE_LAYOUT`
223			`PORT_A`
224			`PARAMETER_UNKNOWN`
225			`DEF`
226			`MAXIMUM_DEPTH`
227
228			`PARAMETER_UNKNOWN`
229			`DEF`
230			`CLOCK_ENABLE_INPUT_A`
231			`NORMAL`
232			`PARAMETER_UNKNOWN`
233			`DEF`
234			`CLOCK_ENABLE_INPUT_B`
235			`NORMAL`
236			`PARAMETER_UNKNOWN`
237			`DEF`
238			`CLOCK_ENABLE_OUTPUT_A`
239			`NORMAL`
240			`PARAMETER_UNKNOWN`
241			`DEF`
242			`CLOCK_ENABLE_OUTPUT_B`
243			`NORMAL`
244			`PARAMETER_UNKNOWN`
245			`DEF`
246			`CLOCK_ENABLE_CORE_A`
247			`USE_INPUT_CLKEN`
248			`PARAMETER_UNKNOWN`
249			`DEF`
250			`CLOCK_ENABLE_CORE_B`
251			`USE_INPUT_CLKEN`
252			`PARAMETER_UNKNOWN`
253			`DEF`
254			`ENABLE_ECC`
255			`FALSE`
256			`PARAMETER_UNKNOWN`
257			`DEF`
258			`DEVICE_FAMILY`
259			`Stratix II`
260			`PARAMETER_UNKNOWN`
261			`USR`
262			`CBXI_PARAMETER`
263			`altsyncram_uv61`
264			`PARAMETER_UNKNOWN`
265			`USR`
266			`}`
267			`# used_port {`
268			`q_a9`
269			`-1`
270			`3`
271			`q_a8`
272			`-1`
273			`3`
274			`q_a7`
275			`-1`
276			`3`
277			`q_a6`
278			`-1`
279			`3`
280			`q_a5`
281			`-1`
282			`3`
283			`q_a4`
284			`-1`
285			`3`
286			`q_a3`
287			`-1`
288			`3`
289			`q_a2`
290			`-1`
291			`3`
292			`q_a15`
293			`-1`
294			`3`
295			`q_a14`
296			`-1`
297			`3`
298			`q_a13`
299			`-1`
300			`3`
301			`q_a12`
302			`-1`
303			`3`
304			`q_a11`
305			`-1`
306			`3`
307			`q_a10`
308			`-1`
309			`3`
310			`q_a1`
311			`-1`
312			`3`
313			`q_a0`
314			`-1`
315			`3`
316			`clock0`
317			`-1`
318			`3`
319			`address_a4`
320			`-1`
321			`3`
322			`address_a3`
323			`-1`
324			`3`
325			`address_a2`
326			`-1`
327			`3`
328			`address_a1`
329			`-1`
330			`3`
331			`address_a0`
332			`-1`
333			`3`
334			`}`
335			`# macro_sequence`
336
337			`# end`
338			`# entity`
339			`altsyncram_uv61`
340			`# storage`
341			`db\|gnextrapolator.(2).cnf`
342			`db\|gnextrapolator.(2).cnf`
343			`# case_insensitive`
344			`# source_file`
345			`db\|altsyncram_uv61.tdf`
346			`6bbbbed65e2061f9561eb6568126fb`
347			`7`
348			`# used_port {`
349			`q_a9`
350			`-1`
351			`3`
352			`q_a8`
353			`-1`
354			`3`
355			`q_a7`
356			`-1`
357			`3`
358			`q_a6`
359			`-1`
360			`3`
361			`q_a5`
362			`-1`
363			`3`
364			`q_a4`
365			`-1`
366			`3`
367			`q_a3`
368			`-1`
369			`3`
370			`q_a2`
371			`-1`
372			`3`
373			`q_a15`
374			`-1`
375			`3`
376			`q_a14`
377			`-1`
378			`3`
379			`q_a13`
380			`-1`
381			`3`
382			`q_a12`
383			`-1`
384			`3`
385			`q_a11`
386			`-1`
387			`3`
388			`q_a10`
389			`-1`
390			`3`
391			`q_a1`
392			`-1`
393			`3`
394			`q_a0`
395			`-1`
396			`3`
397			`clock0`
398			`-1`
399			`3`
400			`address_a4`
401			`-1`
402			`3`
403			`address_a3`
404			`-1`
405			`3`
406			`address_a2`
407			`-1`
408			`3`
409			`address_a1`
410			`-1`
411			`3`
412			`address_a0`
413			`-1`
414			`3`
415			`}`
416			`# memory_file {`
417			`gnextrapolator.mif`
418			`451394458b14cffb5908eee7fcef8ab`
419			`}`
420			`# macro_sequence`
421
422			`# end`
423			`# complete`
424