OpenCores
URL https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk

Subversion Repositories mips_enhanced

[/] [mips_enhanced/] [trunk/] [grlib-gpl-1.0.19-b3188/] [boards/] [avnet-sp3evl/] [default.ucf] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dimamali 
 
2 
 
3 
NET "clk" PERIOD = 14.000 ;
4 
NET "clk"  LOC = "A11";
5 
 
6 
NET "resetn" LOC = "Y1"; # SW3 active high!!
7 
 
8 
NET "dsutx" LOC = "C3";
9 
NET "dsurx" LOC = "C4";
10 
 
11 
NET "sysled"    LOC = U12; # LED.0
12 
 
13 
INST "mem1_aram0_u0_r0" LOC = "RAMB16_X0Y0" ;
14 
INST "mem1_aram1_u0_r0" LOC = "RAMB16_X0Y1" ;
15 
INST "mem1_aram2_u0_r0" LOC = "RAMB16_X0Y2" ;
16 
INST "mem1_aram3_u0_r0" LOC = "RAMB16_X0Y3" ;
17 
 
18 
##########################
19 
#NET "txd1" LOC = "F10"  ;
20 
#NET "rxd1" LOC = "C10"  ;
21 
 
22 
#NET "dip(0)"   LOC = D8;
23 
#NET "dip(1)"   LOC = R13;
24 
#NET "dip(2)"   LOC = T14;
25 
#NET "dip(3)"   LOC = P16;
26 
#NET "dip(4)"   LOC = N16;
27 
#NET "dip(5)"   LOC = M13;
28 
#NET "dip(6)"   LOC = J16;
29 
#NET "dip(7)"   LOC = J15;
30 
#NET "dip(*)"   PULLUP;
31 
 
32 
 
33 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.