URL
https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk
Details |
Compare with Previous |
View Log
Line No. |
Rev |
Author |
Line |
1 |
2 |
dimamali |
This directory contains pinout files and constraint files to be used with the
|
2 |
|
|
GR-CPCI-AX board and associated accessory and mezzanine boards.
|
3 |
|
|
|
4 |
|
|
The GR-CPCI-AX board is designed for the CCGA 624 package, but also
|
5 |
|
|
supports the FBGA 896 package by means of an adapter. Pinouts are provided
|
6 |
|
|
for both devices.
|
7 |
|
|
|
8 |
|
|
In addition, pinout is provided for the CQFP 353 package.
|
9 |
|
|
|
10 |
|
|
The package choice can be done in the board specific make file Makefile.inc,
|
11 |
|
|
or locally in the design. Examples are provided the Makefile.inc and in
|
12 |
|
|
the Makefile of the reference designs.
|
13 |
|
|
|
14 |
|
|
Note that the pinout constraint files (*.pdc) might require some lines to
|
15 |
|
|
be commented out (#) if a pin is not used in a new design.
|
16 |
|
|
|
17 |
|
|
|
18 |
|
|
GR-CPCI-AX board with GR-AX-SPW accessory or GR-RTAX-MEZZ mezzanine board
|
19 |
|
|
-------------------------------------------------------------------------
|
20 |
|
|
|
21 |
|
|
The GR-AX-SPW accessory features 4x SpaceWire and 2x UART.
|
22 |
|
|
|
23 |
|
|
The GR-RTAX-MEZZ mezzanine board 3x SpaceWire, 1x CAN and 1x 1553 (redundant).
|
24 |
|
|
|
25 |
|
|
A common pinout constraint file is used for all three board combinations.
|
26 |
|
|
|
27 |
|
|
The timing constraint file might need modification, depending on the design.
|
28 |
|
|
|
29 |
|
|
Pinout and timing constraint files for CCGA 624 package:
|
30 |
|
|
|
31 |
|
|
designer_624_CCGA.pdc
|
32 |
|
|
designer_624_CCGA.sdc
|
33 |
|
|
|
34 |
|
|
Pinout and timing constraint files for FBGA 896 package:
|
35 |
|
|
|
36 |
|
|
designer_896_FBGA.pdc
|
37 |
|
|
designer_896_FBGA.sdc
|
38 |
|
|
|
39 |
|
|
Pinout and timing constraint files for CQFP 352 package:
|
40 |
|
|
|
41 |
|
|
designer_352_CQFP.pdc
|
42 |
|
|
designer_352_CQFP.sdc
|
43 |
|
|
|
44 |
|
|
|
45 |
|
|
GR-CPCI-AX board with GR-CPCI-1553 mezzanine board
|
46 |
|
|
--------------------------------------------------
|
47 |
|
|
|
48 |
|
|
The GR-CPCI-1553 mezzanine board features 1x CAN and 1x 1553 (redundant).
|
49 |
|
|
|
50 |
|
|
This board pinout is not compatible with LEON3-RTAX architecture.
|
51 |
|
|
|
52 |
|
|
Pinout constraint file for FBGA 896 package:
|
53 |
|
|
|
54 |
|
|
designer_896_FBGA_1553.pdc
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.