OpenCores
URL https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk

Subversion Repositories mips_enhanced

[/] [mips_enhanced/] [trunk/] [grlib-gpl-1.0.19-b3188/] [designs/] [leon3-altera-ep2s60-ddr/] [wave.do] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dimamali
onerror {resume}
2
quietly WaveActivateNextPane {} 0
3
add wave -noupdate -format Logic /testbench/clk
4
add wave -noupdate -format Logic /testbench/rst
5
add wave -noupdate -format Logic /testbench/error
6
add wave -noupdate -format Literal -radix hexadecimal /testbench/address
7
add wave -noupdate -format Literal -radix hexadecimal /testbench/data
8
add wave -noupdate -format Literal /testbench/romsn
9
add wave -noupdate -format Logic /testbench/iosn
10
add wave -noupdate -format Logic /testbench/oen
11
add wave -noupdate -format Logic /testbench/writen
12
add wave -noupdate -format Logic /testbench/ssram_ce3n
13
add wave -noupdate -format Logic /testbench/ssram_wen
14
add wave -noupdate -format Literal /testbench/ssram_bw
15
add wave -noupdate -format Logic /testbench/ssram_oen
16
add wave -noupdate -format Literal -radix hexadecimal /testbench/ssaddr
17
add wave -noupdate -format Literal -radix hexadecimal /testbench/ssdata
18
add wave -noupdate -format Logic /testbench/ssram_clk
19
add wave -noupdate -format Logic /testbench/ddr_cke
20
add wave -noupdate -format Logic /testbench/ddr_clk
21
add wave -noupdate -format Logic /testbench/ddr_clkb
22
add wave -noupdate -format Logic /testbench/ddr_csb
23
add wave -noupdate -format Literal -radix hexadecimal /testbench/ddr_ba
24
add wave -noupdate -format Literal -radix hexadecimal /testbench/ddr_ad
25
add wave -noupdate -format Literal /testbench/ddr_dm
26
add wave -noupdate -format Literal -radix hexadecimal /testbench/ddr_dq
27
add wave -noupdate -format Literal -expand /testbench/ddr_dqs
28
add wave -noupdate -format Logic /testbench/ddr_rasb
29
add wave -noupdate -format Logic /testbench/ddr_casb
30
add wave -noupdate -format Logic /testbench/ddr_web
31
add wave -noupdate -divider {CPU 1}
32
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/l3/cpu__0/u0/p0/iu0/ici
33
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/l3/cpu__0/u0/p0/iu0/ico
34
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/l3/cpu__0/u0/p0/iu0/dci
35
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/l3/cpu__0/u0/p0/iu0/dco
36
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/l3/cpu__0/u0/p0/iu0/rfi
37
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/l3/cpu__0/u0/p0/iu0/rfo
38
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/l3/cpu__0/u0/p0/iu0/irqi
39
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/l3/cpu__0/u0/p0/iu0/irqo
40
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/l3/cpu__0/u0/p0/iu0/dbgi
41
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/l3/cpu__0/u0/p0/iu0/dbgo
42
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/l3/cpu__0/u0/p0/iu0/r
43
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/l3/cpu__0/u0/p0/iu0/wpr
44
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/l3/cpu__0/u0/p0/iu0/dsur
45
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/l3/cpu__0/u0/p0/iu0/ir
46
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/l3/cpu__0/u0/cmem0/crami
47
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/l3/cpu__0/u0/cmem0/cramo
48
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/mg2/sr1/r
49
add wave -noupdate -format Literal -radix hexadecimal -expand /testbench/d3/ahbsi
50
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/ahbso
51
add wave -noupdate -format Literal -radix hexadecimal -expand /testbench/d3/ahbmi
52
add wave -noupdate -format Literal -radix hexadecimal /testbench/d3/ahbmo
53
add wave -noupdate -format Literal -radix hexadecimal /testbench/from_ata
54
add wave -noupdate -format Literal -radix hexadecimal /testbench/to_ata
55
TreeUpdate [SetDefaultTree]
56
WaveRestoreCursors {{Cursor 1} {119390198 ps} 0}
57
configure wave -namecolwidth 189
58
configure wave -valuecolwidth 121
59
configure wave -justifyvalue left
60
configure wave -signalnamewidth 0
61
configure wave -snapdistance 10
62
configure wave -datasetprefix 0
63
configure wave -rowmargin 4
64
configure wave -childrowmargin 2
65
configure wave -gridoffset 0
66
configure wave -gridperiod 1
67
configure wave -griddelta 40
68
configure wave -timeline 0
69
update
70
WaveRestoreZoom {120003641 ps} {120240617 ps}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.