OpenCores
URL https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk

Subversion Repositories mips_enhanced

[/] [mips_enhanced/] [trunk/] [grlib-gpl-1.0.19-b3188/] [designs/] [leon3-avnet-xc2v1500/] [Makefile] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dimamali 
GRLIB=../..
2 
TOP=leon3mp
3 
BOARD=avnet-xc2v1500
4 
include $(GRLIB)/boards/$(BOARD)/Makefile.inc
5 
DEVICE=$(PART)-$(PACKAGE)$(SPEED)
6 
#UCF=$(GRLIB)/boards/$(BOARD)/$(TOP).ucf
7 
UCF=leon3mp.ucf
8 
QSF=$(GRLIB)/boards/$(BOARD)/$(TOP).qsf
9 
EFFORT=high
10 
XSTOPT=-uc leon3mp.xcf
11 
VHDLSYNFILES=config.vhd ahbrom.vhd leon3mp.vhd
12 
VHDLSIMFILES=testbench.vhd
13 
SIMTOP=testbench
14 
#SDCFILE=$(GRLIB)/boards/$(BOARD)/default.sdc
15 
SDCFILE=default.sdc
16 
BITGEN=$(GRLIB)/boards/$(BOARD)/default.ut
17 
CLEAN=soft-clean
18 
 
19 
TECHLIBS = unisim
20 
LIBSKIP = core1553bbc core1553brm core1553brt gr1553 corePCIF \
21 
        tmtc openchip cypress ihp gleichmann usbhc spw
22 
DIRSKIP = b1553 pcif leon2 leon2ft crypto satcan leon3ft grusbhc usb \
23 
        spi ata coremp7 spacewire  slink ascs haps
24 
FILESKIP = grcan.vhd
25 
 
26 
include $(GRLIB)/bin/Makefile
27 
include $(GRLIB)/software/leon3/Makefile
28 
 
29 
 
30 
##################  project specific targets ##########################
31 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.