OpenCores
URL https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk

Subversion Repositories mips_enhanced

[/] [mips_enhanced/] [trunk/] [grlib-gpl-1.0.19-b3188/] [designs/] [leon3-digilent-xc3s1600e/] [README.txt] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dimamali
 
2
This leon3 design is tailored to the Digilent Spartan3-1600E Evaluation board:
3
 
4
http://www.digilentinc.com/Products/Detail.cfm?Prod=S3E1600&Nav1=Products&Nav2=Programmable
5
 
6
Design specifics:
7
 
8
* System reset is mapped to SW_SOUTH (reset)
9
 
10
* DSU break is mapped to SW_EAST
11
 
12
* LED 0/1 indicates console UART RX and TX activity.
13
 
14
* LED 2/3 indicates DSU UART RX and TX activity.
15
 
16
* LED 4 indicates processor in debug mode
17
 
18
* LED 7 indicates processor in error mode
19
 
20
* The GRETH core is enabled and runs without problems at 100 Mbit.
21
  Ethernet debug link is enabled, default IP is 192.168.0.51.
22
 
23
* 16-bit flash prom can be read at address 0. It can be programmed
24
  with GRMON version 1.1.16 or later.
25
 
26
* DDR is mapped at address 0x40000000 (64 Mbyte) and is clocked
27
  at 100 MHz. The processor and AMBA system runs on a different
28
  clock, and can typically reach 40 MHz. The processor clock
29
  is generated from the 50 MHz clock oscillator, scaled with the
30
  DCM factors (4/5) in xconfig.
31
 
32
* The APBPS2 PS/2 core is attached to the PS/2 connector
33
 
34
* The SVGA frame buffer runs fine with 800x600 resolution. Due to the
35
  limited number of clock buffers, no other resoltion is supported.
36
  Note that the board does not have a video DAC, so only the MSB bit (7)
37
  of the three colour channels is connected to the VGA connector.
38
 
39
  A test patter can be generated using grmon-1.1.18 or later with:
40
 
41
  draw test_screen 800 16
42
 
43
* The DSU uart is connected to the female RS232 connected.
44
  The application UART1 is connected to the male RS232 connector.
45
 
46
* The JTAG DSU interface is enabled.
47
 
48
* Output from GRMON info sys is:
49
 
50
grmon -u
51
 
52
 GRMON LEON debug monitor v1.1.19a
53
 
54
 Copyright (C) 2004,2005 Gaisler Research - all rights reserved.
55
 For latest updates, go to http://www.gaisler.com/
56
 Comments or bug-reports to support@gaisler.com
57
 
58
 
59
 ethernet startup.
60
 initialising ..............
61
 detected frequency:  40 MHz
62
 GRLIB build version: 2075
63
 
64
 Component                            Vendor
65
 LEON3 SPARC V8 Processor             Gaisler Research
66
 AHB Debug UART                       Gaisler Research
67
 AHB Debug JTAG TAP                   Gaisler Research
68
 SVGA frame buffer                    Gaisler Research
69
 GR Ethernet MAC                      Gaisler Research
70
 AHB/APB Bridge                       Gaisler Research
71
 LEON3 Debug Support Unit             Gaisler Research
72
 DDR266 Controller                    Gaisler Research
73
 LEON2 Memory Controller              European Space Agency
74
 Generic APB UART                     Gaisler Research
75
 Multi-processor Interrupt Ctrl       Gaisler Research
76
 Modular Timer Unit                   Gaisler Research
77
 Keyboard PS/2 interface              Gaisler Research
78
 General purpose I/O port             Gaisler Research
79
 
80
 Use command 'info sys' to print a detailed report of attached cores
81
 
82
grlib> inf sys
83
00.01:003   Gaisler Research  LEON3 SPARC V8 Processor (ver 0x0)
84
             ahb master 0
85
01.01:007   Gaisler Research  AHB Debug UART (ver 0x0)
86
             ahb master 1
87
             apb: 80000700 - 80000800
88
             baud rate 115200, ahb frequency 40.00
89
02.01:01c   Gaisler Research  AHB Debug JTAG TAP (ver 0x0)
90
             ahb master 2
91
03.01:063   Gaisler Research  SVGA frame buffer (ver 0x0)
92
             ahb master 3
93
             apb: 80000600 - 80000700
94
             clk0: 40.00 MHz
95
04.01:01d   Gaisler Research  GR Ethernet MAC (ver 0x0)
96
             ahb master 4, irq 12
97
             apb: 80000f00 - 80001000
98
             edcl ip 192.168.0.51, buffer 2 kbyte
99
01.01:006   Gaisler Research  AHB/APB Bridge (ver 0x0)
100
             ahb: 80000000 - 80100000
101
02.01:004   Gaisler Research  LEON3 Debug Support Unit (ver 0x1)
102
             ahb: 90000000 - a0000000
103
             AHB trace 128 lines, stack pointer 0x43fffff0
104
             CPU#0 win 8, itrace 128, V8 mul/div, srmmu, lddel 1, GRFPU-lite
105
                   icache 2 * 4 kbyte, 32 byte/line lrr
106
                   dcache 2 * 4 kbyte, 16 byte/line lrr
107
04.01:025   Gaisler Research  DDR266 Controller (ver 0x0)
108
             ahb: 40000000 - 50000000
109
             ahb: fff00100 - fff00200
110
             16-bit DDR : 1 * 64 Mbyte @ 0x40000000
111
                          100 MHz, col 10, ref 7.8 us
112
05.04:00f   European Space Agency  LEON2 Memory Controller (ver 0x1)
113
             ahb: 00000000 - 20000000
114
             ahb: 20000000 - 40000000
115
             ahb: 60000000 - 70000000
116
             apb: 80000000 - 80000100
117
             16-bit prom @ 0x00000000
118
01.01:00c   Gaisler Research  Generic APB UART (ver 0x1)
119
             irq 2
120
             apb: 80000100 - 80000200
121
             baud rate 38400, DSU mode
122
02.01:00d   Gaisler Research  Multi-processor Interrupt Ctrl (ver 0x3)
123
             apb: 80000200 - 80000300
124
03.01:011   Gaisler Research  Modular Timer Unit (ver 0x0)
125
             irq 8
126
             apb: 80000300 - 80000400
127
             8-bit scaler, 2 * 32-bit timers, divisor 40
128
05.01:060   Gaisler Research  Keyboard PS/2 interface (ver 0x1)
129
             irq 5
130
             apb: 80000500 - 80000600
131
0b.01:01a   Gaisler Research  General purpose I/O port (ver 0x0)
132
             apb: 80000b00 - 80000c00
133
grlib>
134
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.