OpenCores
URL https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk

Subversion Repositories mips_enhanced

[/] [mips_enhanced/] [trunk/] [grlib-gpl-1.0.19-b3188/] [designs/] [leon3-jopdesign-ep1c12/] [index.html] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dimamali
<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
2
<html><head>
3
  <meta http-equiv="CONTENT-TYPE" content="text/html; charset=iso-8859-1"><title>LEON3MP Reference Design</title>
4
 
5
  <meta name="GENERATOR" content="OpenOffice.org 1.1.0  (Linux)">
6
  <meta name="CREATED" content="20040423;18351200">
7
  <meta name="CHANGED" content="20040426;16351800"></head>
8
<body dir="ltr" lang="en-US">
9
<h3><span style="font-family: helvetica,arial,sans-serif;">LEON3MP - a
10
reference LEON3 design for jopdesign Cycore EP1C12<br>
11
</span></h3>
12
<h4 style="font-family: helvetica,arial,sans-serif;">Introduction</h4>
13
<small><span style="font-family: helvetica,arial,sans-serif;">The
14
LEON3MP is a generic reference
15
design for LEON3-based systems. This version is specially adapted for
16
the <a href="http://www.jopdesign.com/">Cycore Cyclone EP1C12 development board</a>.
17
LEON3MP is highly configurable, and
18
consists of the following IP cores:<br>
19
<br>
20
</span></small>
21
      <table border="0" cellpadding="2" cellspacing="2" width="700">
22
 
23
  <tbody>
24
    <tr>
25
</span></small>
26
<ul>
27
  <li><small><span style="font-family: helvetica,arial,sans-serif;">1 -
28
4 LEON3 processor
29
cores with MP support</span></small></li>
30
  <li><small><span style="font-family: helvetica,arial,sans-serif;">Multi-processor
31
debug support unit (DSU) for LEON3<br>
32
    </span></small></li>
33
  <li><small><span style="font-family: helvetica,arial,sans-serif;">32-bit PROM/SRAM
34
controller</span></small></li>
35
  <li><small><span style="font-family: helvetica,arial,sans-serif;">8-/16-/32-/64-bit
36
PROM/SRAM/SDRAM controller</span></small></li>
37
  <li><small><span style="font-family: helvetica,arial,sans-serif;">32-bit
38
PCI interface, target-only
39
or initiator/target with
40
FIFO and DMA</span></small></li>
41
  <li><small><span style="font-family: helvetica,arial,sans-serif;">Round-robin
42
AHB arbiter and controller with plug&amp;play support</span></small></li>
43
  <li><small><span style="font-family: helvetica,arial,sans-serif;">AHB/APB bridge with
44
plug&amp;play support<br>
45
    </span></small></li>
46
  <li><small><span style="font-family: helvetica,arial,sans-serif;">Multi-processor
47
interrupt controller</span></small></li>
48
  <li><small><span style="font-family: helvetica,arial,sans-serif;">32-bit modular timer
49
unit</span></small></li>
50
  <li><small><span style="font-family: helvetica,arial,sans-serif;">1 -
51
2 UARTs with FIFO<br>
52
    </span></small></li>
53
  <li><small><span style="font-family: helvetica,arial,sans-serif;">10/100 ethernet MAC</span></small></li>
54
  <li><small><span style="font-family: helvetica,arial,sans-serif;">CAN interface<br>
55
    </span></small></li>
56
  <li><small><span style="font-family: helvetica,arial,sans-serif;">Serial debug
57
communication link</span></small></li>
58
  <li><small><span style="font-family: helvetica,arial,sans-serif;">Etherner debug
59
communication link</span></small></li><li><small><span style="font-family: helvetica,arial,sans-serif;">JTAG debug link<br>
60
    </span></small></li>
61
 
62
</ul>
63
      </td>
64
      <td valign="top"><small><span style="font-family: helvetica,arial,sans-serif;"><img alt="" src="../../boards/jopdesign-ep1c12/top_small.jpg" align="right" </span></small></td>
65
      <td valign="top"><small><span style="font-family: helvetica,arial,sans-serif;"><img alt="" src="../../boards/jopdesign-ep1c12/bottom_small.jpg" align="right" </span></small></td>
66
    </tr>
67
  </tbody>
68
      </table>
69
 
70
      <small><span style="font-family: helvetica,arial,sans-serif;"></span></small><small><span style="font-family: helvetica,arial,sans-serif;"><br>
71
<br>
72
The&nbsp; LEON3 MP design is provided together with GRLIB, and is
73
located in grlib/designs/leon3mp.<br>
74
<br>
75
</span></small>
76
<h4><small><span style="font-family: helvetica,arial,sans-serif;">LEON3MP
77
Block diagram</span></small></h4>
78
<h4><small><span style="font-family: helvetica,arial,sans-serif;"></span></small></h4>
79
<small><span style="font-family: helvetica,arial,sans-serif;"><img alt="" src="../../doc/grip/leon3mp.gif" height="393" width="615"><br>
80
</span></small>
81
<h4><span style="font-family: helvetica,arial,sans-serif;">Reference
82
architecture</span></h4>
83
<small><span style="font-family: helvetica,arial,sans-serif;">The
84
LEON3MP is made up by cores from the GRLIB IP library, which are
85
connected together via the AMBA AHB and APB buses. The plug&amp;play
86
configuration method of GRLIB makes it possible to assign any
87
combination of addresses and interrupts to the cores. However, to be
88
software compatible with simple operating systems such as the LEON
89
Bare-C cross-compiler, some of the vital cores must be assigned to
90
predefined addresses and interrupts. The table below shows the
91
reference assigment in the LEON3MP design:<br>
92
<br>
93
</span></small>
94
<table style="width: 100%; text-align: left;" border="1" cellpadding="2" cellspacing="2">
95
  <tbody>
96
    <tr>
97
      <th style="vertical-align: top; width: 250px;"><small><span style="font-family: helvetica,arial,sans-serif;">Core</span></small></th>
98
      <th style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">Memory area<br>
99
      </span></small></th>
100
      <th style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">Interrupt</span></small></th>
101
    </tr>
102
    <tr>
103
      <td style="vertical-align: top; width: 250px;"><small><span style="font-family: helvetica,arial,sans-serif;">Memory controller<br>
104
(separate SRAM and SDRAM controllers, or
105
combined LEON2 controller)<br>
106
      </span></small></td>
107
      <td style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">0x00000000 -
108
0x20000000 : PROM<br>
109
0x20000000 - 0x40000000 : external I/O bus<br>
110
0x40000000 - 0x80000000 : SRAM/SDRAM<br>
111
0x80000000 - 0x80000100 : Memory controller registers (APB)<br>
112
      </span></small></td>
113
      <td style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">-</span></small></td>
114
    </tr>
115
    <tr>
116
      <td style="vertical-align: top; width: 250px;"><small><span style="font-family: helvetica,arial,sans-serif;">APB bridge<br>
117
      </span></small></td>
118
      <td style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">0x80000000 -
119
0x80100000 : APB bus<br>
120
      </span></small></td>
121
      <td style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">-</span></small></td>
122
    </tr>
123
    <tr>
124
      <td style="vertical-align: top; width: 250px;"><small><span style="font-family: helvetica,arial,sans-serif;">UART</span></small></td>
125
      <td style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">0x80000100 - </span></small><small><span style="font-family: helvetica,arial,sans-serif;">0x80000200 : UART
126
registers</span></small></td>
127
      <td style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">2</span></small><br>
128
      </td>
129
    </tr>
130
    <tr>
131
      <td style="vertical-align: top; width: 250px;"><small><span style="font-family: helvetica,arial,sans-serif;">Interrupt controller</span></small><br>
132
      </td>
133
      <td style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">0x80000200 - </span></small><small><span style="font-family: helvetica,arial,sans-serif;">0x80000300 : IRQ
134
registers<br>
135
      </span></small></td>
136
      <td style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">-</span></small></td>
137
    </tr>
138
    <tr>
139
      <td style="vertical-align: top; width: 250px;"><small><span style="font-family: helvetica,arial,sans-serif;">Timer unit<br>
140
      </span></small></td>
141
      <td style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;"></span></small><small><span style="font-family: helvetica,arial,sans-serif;">0x80000300</span></small><small><span style="font-family: helvetica,arial,sans-serif;"> -</span></small><small><span style="font-family: helvetica,arial,sans-serif;"></span></small><small><span style="font-family: helvetica,arial,sans-serif;"> 0x80000400 : timer
142
registers<br>
143
      </span></small></td>
144
      <td style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">8, 9<br>
145
      </span></small></td>
146
    </tr>
147
    <tr>
148
      <td style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">LEON3 debug support
149
unit (DSU)<br>
150
      </span></small></td>
151
      <td style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">0x90000000 -
152
0xA0000000 : DSU registers<br>
153
      </span></small></td>
154
      <td style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">-</span></small></td>
155
    </tr>
156
  </tbody>
157
</table>
158
<small><span style="font-family: helvetica,arial,sans-serif;"><br>
159
Additional (optional) IP cores are assigned addresses and interrupts as
160
desribed in the table below. These assignments are LEON3MP specific and
161
can be changed without impact on software compatibility.<br>
162
<br>
163
</span></small>
164
<table style="width: 100%; text-align: left;" border="1" cellpadding="2" cellspacing="2">
165
  <tbody>
166
    <tr>
167
      <th style="vertical-align: top; width: 250px;"><small><span style="font-family: helvetica,arial,sans-serif;">Core</span></small></th>
168
      <th style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">Memory area<br>
169
      </span></small></th>
170
      <th style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">Interrupt</span></small></th>
171
    </tr>
172
    <tr>
173
      <td style="vertical-align: top; width: 250px;"><small><span style="font-family: helvetica,arial,sans-serif;">PCI initiator/target interface<br>
174
      </span></small></td>
175
      <td style="vertical-align: top;"><small><span style="font-family: courier new,courier,monospace;"></span></small><small><span style="font-family: helvetica,arial,sans-serif;">0xE0000000 -
176
0xF0000000 : PCI initiator access <br>
177
0xFFF80000 - 0xFFFA0000 : PCI special cycles<br>
178
0x80000400 - 0x80000500 : PCI registers<br>
179
0x80000600 - 0x80000700 : PCI DMA registers<br>
180
      </span></small></td>
181
      <td style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">-</span></small></td>
182
    </tr>
183
    <tr>
184
      <td valign="top"><small><span style="font-family: helvetica,arial,sans-serif;">PCI arbiter</span></small></td>
185
      <td valign="top"><small><span style="font-family: helvetica,arial,sans-serif;">0x80000A00 -
186
0x80000B00 : PCI arbiter registers</span></small></td>
187
      <td valign="top"><br>
188
      </td>
189
    </tr>
190
    <tr>
191
      <td style="vertical-align: top; width: 250px;"><small><span style="font-family: helvetica,arial,sans-serif;">PCI trace buffer<br>
192
      </span></small></td>
193
      <td style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">0x80010000 -
194
0x80020000 : PCI trace buffer registers<br>
195
      </span></small></td>
196
      <td style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">-</span></small></td>
197
    </tr>
198
    <tr>
199
      <td style="vertical-align: top; width: 250px;"><small><span style="font-family: helvetica,arial,sans-serif;">Serial debug
200
communication link<br>
201
      </span></small></td>
202
      <td style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">0x80000700 - </span></small><small><span style="font-family: helvetica,arial,sans-serif;">0x80000800 : AHB UART
203
registers</span></small></td>
204
      <td style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;"></span></small><small><span style="font-family: helvetica,arial,sans-serif;">-</span></small> </td>
205
    </tr>
206
    <tr>
207
      <td style="vertical-align: top; width: 250px;"><small><span style="font-family: helvetica,arial,sans-serif;">Ethernet debug
208
communication link</span></small><br>
209
      </td>
210
      <td style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">-</span></small><small><span style="font-family: helvetica,arial,sans-serif;"><br>
211
      </span></small></td>
212
      <td style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">-</span></small> </td>
213
    </tr>
214
    <tr>
215
      <td valign="top"><small><span style="font-family: helvetica,arial,sans-serif;">JTAG debug
216
communication link</span></small></td>
217
      <td valign="top"><small><span style="font-family: helvetica,arial,sans-serif;">-</span></small></td>
218
      <td valign="top"><small><span style="font-family: helvetica,arial,sans-serif;">-</span></small></td>
219
    </tr>
220
<tr>
221
      <td style="vertical-align: top; width: 250px;"><small><span style="font-family: helvetica,arial,sans-serif;">10/100 Mbit ethernet MAC<br>
222
      </span></small></td>
223
      <td style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;"></span></small><small><span style="font-family: helvetica,arial,sans-serif;">0xFFFB0000</span></small><small><span style="font-family: helvetica,arial,sans-serif;"> -</span></small><small><span style="font-family: helvetica,arial,sans-serif;"></span></small><small><span style="font-family: helvetica,arial,sans-serif;"> 0xFFFB1000 :
224
ethernet
225
control registers<br>
226
      </span></small></td>
227
      <td style="vertical-align: top;"><small><span style="font-family: helvetica,arial,sans-serif;">12</span></small></td>
228
    </tr>
229
    <tr>
230
      <td valign="top"><small><span style="font-family: helvetica,arial,sans-serif;">CAN interface</span></small></td>
231
      <td valign="top"><small><span style="font-family: helvetica,arial,sans-serif;"></span></small><small><span style="font-family: helvetica,arial,sans-serif;">0xFFFC0000</span></small><small><span style="font-family: helvetica,arial,sans-serif;"> -</span></small><small><span style="font-family: helvetica,arial,sans-serif;"></span></small><small><span style="font-family: helvetica,arial,sans-serif;"> 0xFFFC1000 : CAN
232
control registers</span></small></td>
233
      <td valign="top"><small><span style="font-family: helvetica,arial,sans-serif;">13</span></small></td>
234
    </tr>
235
    <tr>
236
      <td valign="top"><small><span style="font-family: helvetica,arial,sans-serif;">On-chip RAM<br>
237
 
238
      </span></small></td>
239
      <td valign="top"><small><span style="font-family: helvetica,arial,sans-serif;"></span></small><small><span style="font-family: helvetica,arial,sans-serif;">0xA0000000</span></small><small><span style="font-family: helvetica,arial,sans-serif;"> -</span></small><small><span style="font-family: helvetica,arial,sans-serif;"></span></small><small><span style="font-family: helvetica,arial,sans-serif;"> 0xA0100000 : On-chip
240
RAM<br>
241
      </span></small></td>
242
      <td valign="top"><br>
243
      </td>
244
    </tr>
245
    <tr>
246
      <td valign="top"><small><span style="font-family: helvetica,arial,sans-serif;">UART</span></small></td>
247
      <td valign="top"><small><span style="font-family: helvetica,arial,sans-serif;">0x80000900 -
248
0x80000A00 : Secondary UART<br>
249
      </span></small></td>
250
      <td valign="top"><small><span style="font-family: helvetica,arial,sans-serif;">3</span></small></td>
251
    </tr>
252
  </tbody>
253
</table>
254
<br>
255
<h4><small><span style="font-family: helvetica,arial,sans-serif;">
256
</span></small></h4>
257
<h4><span style="font-family: helvetica,arial,sans-serif;">Configuration</span></h4>
258
<div style="text-align: left;"><small><span style="font-family: helvetica,arial,sans-serif;">The configuartion of
259
the LEON3MP design is defined through the config package located <a href="config.vhd">config.vhd</a>.
260
This file can be automatically generated using a GUI based on tkconfig.
261
To launch the GUI, do 'make xconfig'. After the configuration is
262
completed, save and
263
exit the tool and config.vhd will be created automatically.
264
<br>
265
<br>
266
Alternatively, a pre-defined configuration can be installed for two
267
specific FPGA boards: gr-pci-xc2v and gr-cpci-xc2v. In
268
this case, set
269
the BOARD variable in the local <a href="Makefile">Makefile</a> to the
270
desired board type, and issue the command
271
'make config' to generate the configuration file.<br>
272
<br>
273
<img alt="" src="../share/gui.gif" height="148" width="561"><br>
274
<br>
275
<i>Figure 1. LEON3MP configuration GUI</i><br style="font-family: helvetica,arial,sans-serif;">
276
</span></small><small>
277
</small></div>
278
<h4><span style="font-family: helvetica,arial,sans-serif;">Simulation</span></h4>
279
<small><span style="font-family: helvetica,arial,sans-serif;">To
280
simulate the testbench, first compile the model for simulation. This
281
can be done automatically for three different simulators. Execute one
282
of the following commands:</span><br style="font-family: helvetica,arial,sans-serif;">
283
</small>
284
<ul style="font-family: helvetica,arial,sans-serif;">
285
  <li><small>make vsim</small></li>
286
  <li><small>make ncsim</small></li>
287
  <li><small>make ghdl</small></li>
288
</ul>
289
<small><span style="font-family: helvetica,arial,sans-serif;">For vsim,
290
start the simulation with 'vsim testbench' and do 'run 100'. This
291
should print the current LEON3MP configuration:</span><br style="font-family: helvetica,arial,sans-serif;">
292
</small><br>
293
<small><span style="font-family: courier new,courier,monospace;">$ vsim
294
-c -quiet testbench</span><br style="font-family: courier new,courier,monospace;">
295
<span style="font-family: courier new,courier,monospace;">Reading
296
/usr/local/model58/tcl/vsim/pref.tcl</span><br style="font-family: courier new,courier,monospace;">
297
<span style="font-family: courier new,courier,monospace;">Reading
298
/home/jiri/modelsim.tcl</span><br style="font-family: courier new,courier,monospace;">
299
</small><small><span style="font-family: courier new,courier,monospace;"></span></small><br style="font-family: courier new,courier,monospace;">
300
<small><span style="font-family: courier new,courier,monospace;"># 5.8</span><br style="font-family: courier new,courier,monospace;">
301
</small><small><span style="font-family: courier new,courier,monospace;"></span><big><tt>#
302
VSIM 1&gt; run<br>
303
# LEON3 Demonstration design<br>
304
# GRLIB Version 0.13<br>
305
# Target technology: virtex2 ,&nbsp; memory library: virtex2<br>
306
# ahbctrl: mst0: Gaisler
307
Research&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Leon3 SPARC V8
308
Processor<br>
309
# ahbctrl: mst1: Gaisler
310
Research&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; AHB Debug UART<br>
311
# ahbctrl: mst2: Gaisler
312
Research&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Fast 32-bit PCI
313
Bridge<br>
314
# ahbctrl: mst3: Gaisler
315
Research&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; AMBA DMA controller<br>
316
# ahbctrl: mst5: Gaisler
317
Research&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; OC ethernet AHB
318
interface<br>
319
# ahbctrl: slv0: Gaisler
320
Research&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Simple SRAM
321
Controller<br>
322
# ahbctrl:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; memory at 0x00000000,
323
size 16 Mbyte, cacheable, prefetch<br>
324
# ahbctrl:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; memory at 0x40000000,
325
size 16 Mbyte, cacheable, prefetch<br>
326
# ahbctrl: slv1: Gaisler
327
Research&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; AHB/APB Bridge<br>
328
# ahbctrl:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; memory at 0x80000000,
329
size 1 Mbyte<br>
330
# ahbctrl: slv2: Gaisler
331
Research&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Leon3 Debug Support
332
Unit<br>
333
# ahbctrl:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; memory at 0x90000000,
334
size 256 Mbyte<br>
335
# ahbctrl: slv4: Gaisler
336
Research&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Fast 32-bit PCI
337
Bridge<br>
338
# ahbctrl:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; memory at 0xe0000000,
339
size 256 Mbyte<br>
340
# ahbctrl:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; I/O port at 0xfff80000,
341
size 128kbyte<br>
342
# ahbctrl: slv5: Gaisler
343
Research&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; OC ethernet AHB
344
interface<br>
345
# ahbctrl:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; I/O port at 0xfffb0000,
346
size 4kbyte<br>
347
# ahbctrl: slv6: Gaisler
348
Research&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; OC CAN AHB interface<br>
349
# ahbctrl:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; I/O port at 0xfffc0000,
350
size 4kbyte<br>
351
# ahbctrl: slv7: Gaisler
352
Research&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Generic AHB SRAM
353
module<br>
354
# ahbctrl:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; memory at 0xa0000000,
355
size 1 Mbyte, cacheable, prefetch<br>
356
# ahbctrl: AHB arbiter/multiplexer rev 1<br>
357
# ahbctrl: Common I/O area at 0xfff00000, 1 Mbyte<br>
358
# ahbctrl: Configuration area at 0xfffff000, 4 kbyte<br>
359
# apbctrl: APB Bridge at 0x80000000 rev 1<br>
360
# apbctrl: slv1: Gaisler
361
Research&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Generic UART<br>
362
# apbctrl:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; I/O ports at 0x80000100,
363
size 256 byte<br>
364
# apbctrl: slv2: Gaisler
365
Research&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Multi-processor
366
Interrupt Ctrl.<br>
367
# apbctrl:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; I/O ports at 0x80000200,
368
size 256 byte<br>
369
# apbctrl: slv3: Gaisler
370
Research&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Modular Timer Unit<br>
371
# apbctrl:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; I/O ports at 0x80000300,
372
size 256 byte<br>
373
# apbctrl: slv4: Gaisler
374
Research&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Fast 32-bit PCI
375
Bridge<br>
376
# apbctrl:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; I/O ports at 0x80000400,
377
size 256 byte<br>
378
# apbctrl: slv5: Gaisler
379
Research&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; AMBA DMA controller<br>
380
# apbctrl:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; I/O ports at 0x80000500,
381
size 256 byte<br>
382
# apbctrl: slv7: Gaisler
383
Research&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; AHB Debug UART<br>
384
# apbctrl:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; I/O ports at 0x80000700,
385
size 256 byte<br>
386
# ahbram7: AHB SRAM Module rev 1, 2 kbytes<br>
387
# can_oc6: Opencores CAN MAC, rev 0, irq 13<br>
388
# eth_oc5: Wishbone/AHB interface for OC ethernet MAC, irq 12<br>
389
# eth_oc5: Opencores 10/100 Mbit ethernet MAC, rev 0<br>
390
# pci_mtf4: 32-bit PCI/AHB bridge&nbsp; rev 0, 2 Mbyte PCI memory BAR,
391
8-word FIFOs<br>
392
# dmactrl5: 32-bit DMA controller &amp; AHB/AHB bridge&nbsp; rev 0<br>
393
# gptimer3: GR Timer Unit rev 0, 16-bit scaler, 1 32-bit timers, irq 8<br>
394
# irqmp: Multi-processor Interrupt Controller rev 1, #cpu 1<br>
395
# apbuart1: Generic UART rev 1, irq 2<br>
396
# srctrl0: 32-bit PROM/SRAM controller rev 0<br>
397
# ahbuart7: AHB Debug UART rev 0<br>
398
# dsu3_2: LEON3 Debug support unit<br>
399
# leon3_0: LEON3 SPARC V8 processor rev 0<br>
400
# leon3_0: icache 1*4 kbyte, dcache 1*4 kbyte</tt></big><br style="font-family: courier new,courier,monospace;">
401
<span style="font-family: courier new,courier,monospace;"></span><span style="font-family: courier new,courier,monospace;"></span><br style="font-family: courier new,courier,monospace;">
402
<span style="font-family: courier new,courier,monospace;">VSIM 2&gt;
403
run -all<br>
404
#<br># **** GRLIB system test starting ****<br>
405
# Leon3 SPARC V8 Processor<br>
406
#&nbsp;&nbsp; register file<br>
407
#&nbsp;&nbsp; multiplier<br>
408
#&nbsp;&nbsp; radix-2 divider<br>
409
#&nbsp;&nbsp; cache system<br>
410
# Multi-processor Interrupt Ctrl.<br>
411
# Generic UART<br>
412
# Modular Timer Unit<br>
413
# Test passed, halting with IU error mode<br>
414
#<br>
415
# ** Failure: *** IU in error mode, simulation halted ***<br>
416
#&nbsp;&nbsp;&nbsp; Time: 669213500 ps&nbsp; Iteration: 1&nbsp; Process: /testbench/iuerr File: testbench.vhd<br>
417
# Break at testbench.vhd line 263<br>
418
# Stopped at testbench.vhd line 263<br>
419
<br>
420
</span></small><h4><small><span style="font-family: helvetica,arial,sans-serif;">Synthesis<br>
421
</span></small></h4>
422
<h4><small><span style="font-family: helvetica,arial,sans-serif;"></span></small></h4>
423
<small><span style="font-family: helvetica,arial,sans-serif;">To
424
synthesize and perform place&amp;route for any of the supported
425
FPGA boards, set the BOARD variable in the Makefile and issue the
426
appropriate make commands for your tool chain (see GRLIB User's Manual
427
for details).&nbsp; Alternatively, the design can be implemented using
428
the graphical XGrlib tool, which is started with 'make xgrlib'.<br>
429
<br>
430
<br>
431
<img alt="" src="../../doc/grlib/xgrlib.gif" height="537" width="619"></span></small><small><span style="font-family: helvetica,arial,sans-serif;">&nbsp;</span></small><br>
432
<div style="text-align: justify;"><small><span style="font-family: helvetica,arial,sans-serif;"></span></small></div>
433
<small><span style="font-family: helvetica,arial,sans-serif;">
434
<br>
435
</span></small><small><span style="font-family: helvetica,arial,sans-serif;"><i>Figure 2. XGrlib
436
implementation tool</i></span></small><br>
437
<small><span style="font-family: helvetica,arial,sans-serif;"><br>
438
<br>
439
For ASIC synthesis, scripts to synthesise LEON3MP towards the Atmel
440
ATC18 technology are provided. Run either atc18.dc or atc18.rc to
441
synthesise with Synopsys DC, or Cadence RC.<br>
442
<br>
443
</span></small>
444
<h4><small><span style="font-family: helvetica,arial,sans-serif;">Software
445
development</span></small></h4>
446
<h4><small><span style="font-family: helvetica,arial,sans-serif;"></span></small></h4>
447
<ul>
448
  <li><small><span style="font-family: helvetica,arial,sans-serif;"><b><a href="http://www.rtems.org/">RTEMS</a>:</b> to
449
develop RTEMS applications, download and install the <a href="http://www.gaisler.com/products/rcc.html">LEON3 RTEMS
450
Cross-compiler</a> from gaisler.com. The LEON3 bsp automatically
451
detects
452
the location of UARTs, timers, interrupt controller and ethernet core
453
using the plug&amp;play information. Full sources of kernel, libraries and tools available.</span></small></li>
454
  <li><small><span style="font-family: helvetica,arial,sans-serif;"><b>Bare-C</b>: a <a href="http://www.gaisler.com/doc/bcc.html">LEON3 bare-C compiler</a>
455
is available for download from gaisler.com. Come with full source code for both the
456
low-level I/O routines as well as the mkprom prom builder.</span></small></li>
457
  <li><small><span style="font-family: helvetica,arial,sans-serif;"><a href="http://sourceware.org/ecos/"><b>eCos</b></a>: a Leon3 port supporting FPU, SMP and single-vector trapping is available for ecos-current. Use Bare-C compiler to build.<br>
458
    </span></small></li>
459
  <li><small><span style="font-family: helvetica,arial,sans-serif;"><b>Linux</b>: a Leon3 port of uClinux and linux-2.6.11 is available in the <a href="http://www.gaisler.com/products/linux.html">snapgear
460
linux distribution</a>.</span></small></li>
461
</ul>
462
<small><span style="font-family: helvetica,arial,sans-serif;"></span></small>
463
<h4><small><span style="font-family: helvetica,arial,sans-serif;">Debugging<br>
464
</span></small></h4>
465
 
466
<small><span style="font-family: helvetica,arial,sans-serif;">The
467
on-chip debug support unit (DSU) makes debugging of target hardware
468
relatively easy. Both JTAG, serial (RS232) and ethernet-based debug links are
469
available, and can be used </span></small><small><span style="font-family: helvetica,arial,sans-serif;">download and debug
470
code. Debugging is controlled through the <a href="http://www.gaisler.com/products/grmon/grmon.html">GRMON debug
471
monitor</a>.</span></small><small><span style="font-family: helvetica,arial,sans-serif;"> A sample GRMON
472
session looks like this:<br>
473
<br style="font-family: courier new,courier,monospace;">
474
<span style="font-family: courier new,courier,monospace;">$ grmon
475
-grlib -i -u</span><br style="font-family: courier new,courier,monospace;">
476
<br style="font-family: courier new,courier,monospace;">
477
<span style="font-family: courier new,courier,monospace;">&nbsp;GRMON -
478
The LEON multi purpose monitor v1.0.6</span><br style="font-family: courier new,courier,monospace;">
479
<br style="font-family: courier new,courier,monospace;">
480
<span style="font-family: courier new,courier,monospace;">&nbsp;Copyright
481
(C) 2004, Gaisler Research - all rights reserved.</span><br style="font-family: courier new,courier,monospace;">
482
<span style="font-family: courier new,courier,monospace;">&nbsp;For
483
latest updates, go to http://www.gaisler.com/</span><br style="font-family: courier new,courier,monospace;">
484
<span style="font-family: courier new,courier,monospace;">&nbsp;Comments
485
or bug-reports to grmon@gaisler.com</span><br style="font-family: courier new,courier,monospace;">
486
<br style="font-family: courier new,courier,monospace;">
487
<br style="font-family: courier new,courier,monospace;">
488
<span style="font-family: courier new,courier,monospace;">&nbsp;GRLIB
489
DSU Monitor backend 1.0.1&nbsp; (professional version)</span><br style="font-family: courier new,courier,monospace;">
490
<span style="font-family: courier new,courier,monospace;">&nbsp;using
491
port /dev/ttyS0 @ 115200 baud</span><br style="font-family: courier new,courier,monospace;">
492
<br style="font-family: courier new,courier,monospace;">
493
<span style="font-family: courier new,courier,monospace;">&nbsp;initialising
494
...........</span><br style="font-family: courier new,courier,monospace;">
495
<br style="font-family: courier new,courier,monospace;">
496
<span style="font-family: courier new,courier,monospace;">&nbsp;Component&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
497
Vendor</span><br style="font-family: courier new,courier,monospace;">
498
<span style="font-family: courier new,courier,monospace;">&nbsp;Leon3
499
SPARC V8
500
Processor&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
501
Gaisler Research</span><br style="font-family: courier new,courier,monospace;">
502
<span style="font-family: courier new,courier,monospace;">&nbsp;AHB
503
Debug
504
UART&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
505
Gaisler Research</span><br style="font-family: courier new,courier,monospace;">
506
<span style="font-family: courier new,courier,monospace;">&nbsp;Simple
507
32-bit PCI
508
Target&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
509
Gaisler Research</span><br style="font-family: courier new,courier,monospace;">
510
<span style="font-family: courier new,courier,monospace;">&nbsp;10/100
511
Mbit Ethernet
512
MAC&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
513
Opencores</span><br style="font-family: courier new,courier,monospace;">
514
<span style="font-family: courier new,courier,monospace;">&nbsp;LEON2
515
Memory
516
Controller&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
517
European Space Agency</span><br style="font-family: courier new,courier,monospace;">
518
<span style="font-family: courier new,courier,monospace;">&nbsp;AHB/APB
519
Bridge&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
520
Gaisler Research</span><br style="font-family: courier new,courier,monospace;">
521
<span style="font-family: courier new,courier,monospace;">&nbsp;Leon3
522
Debug Support
523
Unit&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
524
Gaisler Research</span><br style="font-family: courier new,courier,monospace;">
525
<span style="font-family: courier new,courier,monospace;">&nbsp;10/100
526
Mbit Ethernet
527
MAC&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
528
Opencores</span><br style="font-family: courier new,courier,monospace;">
529
<span style="font-family: courier new,courier,monospace;">&nbsp;Generic
530
APB
531
UART&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
532
Gaisler Research</span><br style="font-family: courier new,courier,monospace;">
533
<span style="font-family: courier new,courier,monospace;">&nbsp;Multi-processor
534
Interrupt Ctrl&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Gaisler Research</span><br style="font-family: courier new,courier,monospace;">
535
<span style="font-family: courier new,courier,monospace;">&nbsp;Modular
536
Timer
537
Unit&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
538
Gaisler Research</span><br style="font-family: courier new,courier,monospace;">
539
<br style="font-family: courier new,courier,monospace;">
540
<span style="font-family: courier new,courier,monospace;">&nbsp;Use
541
command 'info sys' to print a detailed report of attached cores</span><br style="font-family: courier new,courier,monospace;">
542
<br style="font-family: courier new,courier,monospace;">
543
<span style="font-family: courier new,courier,monospace;">grmon[grlib]&gt;
544
info sys</span><br style="font-family: courier new,courier,monospace;">
545
<span style="font-family: courier new,courier,monospace;">00.01:003&nbsp;&nbsp;
546
Gaisler Research&nbsp; Leon3 SPARC V8 Processor (ver 0)</span><br style="font-family: courier new,courier,monospace;">
547
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
548
ahb master 0</span><br style="font-family: courier new,courier,monospace;">
549
<span style="font-family: courier new,courier,monospace;">01.01:007&nbsp;&nbsp;
550
Gaisler Research&nbsp; AHB Debug UART (ver 0)</span><br style="font-family: courier new,courier,monospace;">
551
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
552
ahb master 1</span><br style="font-family: courier new,courier,monospace;">
553
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
554
apb: 80000700 - 80000800</span><br style="font-family: courier new,courier,monospace;">
555
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
556
baud rate 115200, ahb frequency 25.00</span><br style="font-family: courier new,courier,monospace;">
557
<span style="font-family: courier new,courier,monospace;">02.01:012&nbsp;&nbsp;
558
Gaisler Research&nbsp; Simple 32-bit PCI Target (ver 0)</span><br style="font-family: courier new,courier,monospace;">
559
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
560
ahb master 2</span><br style="font-family: courier new,courier,monospace;">
561
<span style="font-family: courier new,courier,monospace;">03.08:005&nbsp;&nbsp;
562
Opencores&nbsp; 10/100 Mbit Ethernet MAC (ver 0)</span><br style="font-family: courier new,courier,monospace;">
563
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
564
ahb master 3</span><br style="font-family: courier new,courier,monospace;">
565
<span style="font-family: courier new,courier,monospace;">00.04:00f&nbsp;&nbsp;
566
European Space Agency&nbsp; LEON2 Memory Controller (ver 0)</span><br style="font-family: courier new,courier,monospace;">
567
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
568
ahb: 00000000 - 20000000</span><br style="font-family: courier new,courier,monospace;">
569
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
570
ahb: 20000000 - 40000000</span><br style="font-family: courier new,courier,monospace;">
571
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
572
ahb: 40000000 - 80000000</span><br style="font-family: courier new,courier,monospace;">
573
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
574
apb: 80000000 - 80000100</span><br style="font-family: courier new,courier,monospace;">
575
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
576
32-bit sdram: 1 * 32 Mbyte @ 0x40000000, col 9, cas 2, ref 15.5 us</span><br style="font-family: courier new,courier,monospace;">
577
<span style="font-family: courier new,courier,monospace;">01.01:006&nbsp;&nbsp;
578
Gaisler Research&nbsp; AHB/APB Bridge (ver 0)</span><br style="font-family: courier new,courier,monospace;">
579
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
580
ahb: 80000000 - 80100000</span><br style="font-family: courier new,courier,monospace;">
581
<span style="font-family: courier new,courier,monospace;">02.01:004&nbsp;&nbsp;
582
Gaisler Research&nbsp; Leon3 Debug Support Unit (ver 0)</span><br style="font-family: courier new,courier,monospace;">
583
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
584
ahb: 90000000 - a0000000</span><br style="font-family: courier new,courier,monospace;">
585
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
586
AHB trace 64 lines</span><br style="font-family: courier new,courier,monospace;">
587
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
588
CPU#0 win 8, hw breakpoints 2, itrace 64 lines</span><br style="font-family: courier new,courier,monospace;">
589
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
590
icache 1 * 4 kbyte, 32 byte/line</span><br style="font-family: courier new,courier,monospace;">
591
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
592
dcache 1 * 4 kbyte, 32 byte/line</span><br style="font-family: courier new,courier,monospace;">
593
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
594
stack pointer 0x41fffff0</span><br style="font-family: courier new,courier,monospace;">
595
<span style="font-family: courier new,courier,monospace;">05.08:005&nbsp;&nbsp;
596
Opencores&nbsp; 10/100 Mbit Ethernet MAC (ver 0)</span><br style="font-family: courier new,courier,monospace;">
597
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
598
irq 12</span><br style="font-family: courier new,courier,monospace;">
599
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
600
ahb: fffb0000 - fffb1000</span><br style="font-family: courier new,courier,monospace;">
601
<span style="font-family: courier new,courier,monospace;">01.01:00c&nbsp;&nbsp;
602
Gaisler Research&nbsp; Generic APB UART (ver 1)</span><br style="font-family: courier new,courier,monospace;">
603
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
604
irq 2</span><br style="font-family: courier new,courier,monospace;">
605
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
606
apb: 80000100 - 80000200</span><br style="font-family: courier new,courier,monospace;">
607
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
608
baud rate 38400, DSU mode</span><br style="font-family: courier new,courier,monospace;">
609
<span style="font-family: courier new,courier,monospace;">02.01:00d&nbsp;&nbsp;
610
Gaisler Research&nbsp; Multi-processor Interrupt Ctrl (ver 1)</span><br style="font-family: courier new,courier,monospace;">
611
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
612
apb: 80000200 - 80000300</span><br style="font-family: courier new,courier,monospace;">
613
<span style="font-family: courier new,courier,monospace;">03.01:011&nbsp;&nbsp;
614
Gaisler Research&nbsp; Modular Timer Unit (ver 0)</span><br style="font-family: courier new,courier,monospace;">
615
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
616
irq 8</span><br style="font-family: courier new,courier,monospace;">
617
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
618
apb: 80000300 - 80000400</span><br style="font-family: courier new,courier,monospace;">
619
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
620
16-bit scaler, 2 * 32-bit timers, divisor 25</span><br style="font-family: courier new,courier,monospace;">
621
<span style="font-family: courier new,courier,monospace;">grmon[grlib]&gt;
622
lo /home/jiri/samples/stanford</span><br style="font-family: courier new,courier,monospace;">
623
<span style="font-family: courier new,courier,monospace;">section:
624
.text at 0x40000000, size 60688 bytes</span><br style="font-family: courier new,courier,monospace;">
625
<span style="font-family: courier new,courier,monospace;">section:
626
.data at 0x4000ed10, size 2080 bytes</span><br style="font-family: courier new,courier,monospace;">
627
<span style="font-family: courier new,courier,monospace;">section: .jcr
628
at 0x40026728, size 4 bytes</span><br style="font-family: courier new,courier,monospace;">
629
<span style="font-family: courier new,courier,monospace;">total size:
630
62772 bytes (94.3 kbit/s)</span><br style="font-family: courier new,courier,monospace;">
631
<span style="font-family: courier new,courier,monospace;">read 192
632
symbols</span><br style="font-family: courier new,courier,monospace;">
633
<span style="font-family: courier new,courier,monospace;">entry point:
634
0x40000000</span><br style="font-family: courier new,courier,monospace;">
635
<span style="font-family: courier new,courier,monospace;">grmon[grlib]&gt;
636
run</span><br style="font-family: courier new,courier,monospace;">
637
<span style="font-family: courier new,courier,monospace;">Starting</span><br style="font-family: courier new,courier,monospace;">
638
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;
639
Perm&nbsp; Towers&nbsp; Queens&nbsp;&nbsp;
640
Intmm&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Mm&nbsp; Puzzle&nbsp;&nbsp;
641
Quick&nbsp; Bubble&nbsp;&nbsp;&nbsp; Tree&nbsp;&nbsp;&nbsp;&nbsp; FFT</span><br style="font-family: courier new,courier,monospace;">
642
<span style="font-family: courier new,courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
643
67&nbsp;&nbsp;&nbsp;&nbsp; 100&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
644
67&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; 67&nbsp;&nbsp;&nbsp;
645
2233&nbsp;&nbsp;&nbsp;&nbsp; 550&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
646
67&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; 83&nbsp;&nbsp;&nbsp;&nbsp;
647
417&nbsp;&nbsp;&nbsp; 2650</span><br style="font-family: courier new,courier,monospace;">
648
<br style="font-family: courier new,courier,monospace;">
649
<span style="font-family: courier new,courier,monospace;">Nonfloating
650
point composite is&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; 216</span><br style="font-family: courier new,courier,monospace;">
651
<br style="font-family: courier new,courier,monospace;">
652
<span style="font-family: courier new,courier,monospace;">Floating
653
point composite is&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; 2044</span><br style="font-family: courier new,courier,monospace;">
654
<br style="font-family: courier new,courier,monospace;">
655
<span style="font-family: courier new,courier,monospace;">Program
656
exited normally.</span><br style="font-family: courier new,courier,monospace;">
657
<span style="font-family: courier new,courier,monospace;">grmon[grlib]&gt;</span><br>
658
<br>
659
<br>
660
The LEON3MP test bench includes memory models of both boot-prom, sram
661
and sdram. To build memory images for these models, do 'make soft' .
662
Note: this will require that the bare-C compiler for LEON3 is
663
installed,
664
and /opt/sparc-elf/bin is added to the PATH.<br>
665
<br>
666
<br>
667
<br>
668
</span></small>
669
</body></html>

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.