OpenCores
URL https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk

Subversion Repositories mips_enhanced

[/] [mips_enhanced/] [trunk/] [grlib-gpl-1.0.19-b3188/] [designs/] [leon3-wildcard-xcv300e/] [wave.do] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dimamali 
onerror {resume}
2 
quietly WaveActivateNextPane {} 0
3 
add wave -noupdate -divider External
4 
add wave -noupdate -format Logic /system/u_wildcard/u_pe/fpga/clocks_f_clk
5 
add wave -noupdate -format Logic /system/u_wildcard/u_pe/fpga/clocks_m_clk
6 
add wave -noupdate -format Logic /system/u_wildcard/u_pe/fpga/clocks_p_clk
7 
add wave -noupdate -format Logic /system/u_wildcard/u_pe/fpga/clocks_k_clk
8 
add wave -noupdate -format Logic /system/u_wildcard/u_pe/fpga/clocks_io_clk
9 
add wave -noupdate -format Logic /system/u_wildcard/u_pe/fpga/clocks_m_clk_out_pe
10 
add wave -noupdate -format Logic /system/u_wildcard/u_pe/fpga/clocks_m_clk_out_cb_ctrl
11 
add wave -noupdate -format Logic /system/u_wildcard/u_pe/fpga/clocks_m_clk_out_right_mem
12 
add wave -noupdate -format Logic /system/u_wildcard/u_pe/fpga/clocks_m_clk_out_left_mem
13 
add wave -noupdate -format Logic /system/u_wildcard/u_pe/fpga/clocks_p_clk_out_pe
14 
add wave -noupdate -format Logic /system/u_wildcard/u_pe/fpga/clocks_p_clk_out_cb_ctrl
15 
add wave -noupdate -format Logic /system/u_wildcard/u_pe/fpga/reset_reset
16 
add wave -noupdate -format Logic /system/u_wildcard/u_pe/fpga/audio_audio
17 
add wave -noupdate -format Literal -radix hexadecimal /system/u_wildcard/u_pe/fpga/lad_bus_addr_data
18 
add wave -noupdate -format Logic /system/u_wildcard/u_pe/fpga/lad_bus_as_n
19 
add wave -noupdate -format Logic /system/u_wildcard/u_pe/fpga/lad_bus_ds_n
20 
add wave -noupdate -format Logic /system/u_wildcard/u_pe/fpga/lad_bus_wr_n
21 
add wave -noupdate -format Logic /system/u_wildcard/u_pe/fpga/lad_bus_cs_n
22 
add wave -noupdate -format Logic /system/u_wildcard/u_pe/fpga/lad_bus_reg_n
23 
add wave -noupdate -format Logic /system/u_wildcard/u_pe/fpga/lad_bus_ack_n
24 
add wave -noupdate -format Logic /system/u_wildcard/u_pe/fpga/lad_bus_int_req_n
25 
add wave -noupdate -format Logic /system/u_wildcard/u_pe/fpga/lad_bus_dma_0_data_ok_n
26 
add wave -noupdate -format Logic /system/u_wildcard/u_pe/fpga/lad_bus_dma_0_burst_ok
27 
add wave -noupdate -format Logic /system/u_wildcard/u_pe/fpga/lad_bus_dma_1_data_ok_n
28 
add wave -noupdate -format Logic /system/u_wildcard/u_pe/fpga/lad_bus_dma_1_burst_ok
29 
add wave -noupdate -format Logic /system/u_wildcard/u_pe/fpga/lad_bus_reg_data_ok_n
30 
add wave -noupdate -format Logic /system/u_wildcard/u_pe/fpga/lad_bus_reg_burst_ok
31 
add wave -noupdate -format Logic /system/u_wildcard/u_pe/fpga/lad_bus_force_k_clk_n
32 
add wave -noupdate -format Logic /system/u_wildcard/u_pe/fpga/lad_bus_reserved
33 
add wave -noupdate -format Literal -radix hexadecimal /system/u_wildcard/u_pe/fpga/left_mem_addr
34 
add wave -noupdate -format Literal -radix hexadecimal /system/u_wildcard/u_pe/fpga/left_mem_data
35 
add wave -noupdate -format Literal /system/u_wildcard/u_pe/fpga/left_mem_byte_wr_n
36 
add wave -noupdate -format Logic /system/u_wildcard/u_pe/fpga/left_mem_cs_n
37 
add wave -noupdate -format Logic /system/u_wildcard/u_pe/fpga/left_mem_ce_n
38 
add wave -noupdate -format Logic /system/u_wildcard/u_pe/fpga/left_mem_we_n
39 
add wave -noupdate -format Logic /system/u_wildcard/u_pe/fpga/left_mem_oe_n
40 
add wave -noupdate -format Logic /system/u_wildcard/u_pe/fpga/left_mem_sleep_en
41 
add wave -noupdate -format Logic /system/u_wildcard/u_pe/fpga/left_mem_load_en_n
42 
add wave -noupdate -format Logic /system/u_wildcard/u_pe/fpga/left_mem_burst_mode
43 
add wave -noupdate -format Literal -radix hexadecimal /system/u_wildcard/u_pe/fpga/right_mem_addr
44 
add wave -noupdate -format Literal -radix hexadecimal /system/u_wildcard/u_pe/fpga/right_mem_data
45 
add wave -noupdate -format Literal /system/u_wildcard/u_pe/fpga/right_mem_byte_wr_n
46 
add wave -noupdate -format Logic /system/u_wildcard/u_pe/fpga/right_mem_cs_n
47 
add wave -noupdate -format Logic /system/u_wildcard/u_pe/fpga/right_mem_ce_n
48 
add wave -noupdate -format Logic /system/u_wildcard/u_pe/fpga/right_mem_we_n
49 
add wave -noupdate -format Logic /system/u_wildcard/u_pe/fpga/right_mem_oe_n
50 
add wave -noupdate -format Logic /system/u_wildcard/u_pe/fpga/right_mem_sleep_en
51 
add wave -noupdate -format Logic /system/u_wildcard/u_pe/fpga/right_mem_load_en_n
52 
add wave -noupdate -format Logic /system/u_wildcard/u_pe/fpga/right_mem_burst_mode
53 
add wave -noupdate -format Literal -radix hexadecimal /system/u_wildcard/u_pe/fpga/left_io
54 
add wave -noupdate -format Literal -radix hexadecimal /system/u_wildcard/u_pe/fpga/right_io
55 
add wave -noupdate -divider Amba
56 
add wave -noupdate -format Literal -radix hexadecimal /system/u_wildcard/u_pe/fpga/ladi
57 
add wave -noupdate -format Literal -radix hexadecimal /system/u_wildcard/u_pe/fpga/lado
58 
add wave -noupdate -format Literal -radix hexadecimal /system/u_wildcard/u_pe/fpga/apbi
59 
add wave -noupdate -format Literal -radix hexadecimal /system/u_wildcard/u_pe/fpga/apbo
60 
add wave -noupdate -format Literal -radix hexadecimal /system/u_wildcard/u_pe/fpga/ahbsi
61 
add wave -noupdate -format Literal -radix hexadecimal /system/u_wildcard/u_pe/fpga/ahbso
62 
add wave -noupdate -format Literal -radix hexadecimal /system/u_wildcard/u_pe/fpga/ahbmi
63 
add wave -noupdate -format Literal -radix hexadecimal /system/u_wildcard/u_pe/fpga/ahbmo
64 
TreeUpdate [SetDefaultTree]
65 
WaveRestoreCursors {{Cursor 1} {43611000 ps} 0}
66 
configure wave -namecolwidth 222
67 
configure wave -valuecolwidth 115
68 
configure wave -justifyvalue left
69 
configure wave -signalnamewidth 1
70 
configure wave -snapdistance 10
71 
configure wave -datasetprefix 0
72 
configure wave -rowmargin 4
73 
configure wave -childrowmargin 2
74 
configure wave -gridoffset 0
75 
configure wave -gridperiod 1
76 
configure wave -griddelta 40
77 
configure wave -timeline 0
78 
update
79 
WaveRestoreZoom {0 ps} {40983991 ps}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.