OpenCores
URL https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk

Subversion Repositories mips_enhanced

[/] [mips_enhanced/] [trunk/] [grlib-gpl-1.0.19-b3188/] [designs/] [leon3-xilinx-ml505/] [wave.do] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dimamali
onerror {resume}
2
quietly WaveActivateNextPane {} 0
3
add wave -noupdate -format Logic /testbench/sys_clk
4
add wave -noupdate -format Logic /testbench/sys_rst_in
5
add wave -noupdate -format Literal -radix hexadecimal /testbench/address
6
add wave -noupdate -format Literal -radix hexadecimal /testbench/data
7
add wave -noupdate -format Logic /testbench/sram_cen
8
add wave -noupdate -format Literal /testbench/sram_bw
9
add wave -noupdate -format Logic /testbench/sram_flash_we_n
10
add wave -noupdate -format Logic /testbench/sram_clk
11
add wave -noupdate -format Logic /testbench/sram_clk_fb
12
add wave -noupdate -format Logic /testbench/sram_mode
13
add wave -noupdate -format Logic /testbench/sram_adv_ld_n
14
add wave -noupdate -format Literal /testbench/ddr_clk
15
add wave -noupdate -format Literal /testbench/ddr_clkb
16
add wave -noupdate -format Literal /testbench/ddr_cke
17
add wave -noupdate -format Literal /testbench/ddr_csb
18
add wave -noupdate -format Logic /testbench/ddr_web
19
add wave -noupdate -format Logic /testbench/ddr_rasb
20
add wave -noupdate -format Logic /testbench/ddr_casb
21
add wave -noupdate -format Literal /testbench/ddr_dm
22
add wave -noupdate -format Literal -radix hexadecimal /testbench/ddr_dq
23
add wave -noupdate -format Literal -radix hexadecimal /testbench/ddr_ad
24
add wave -noupdate -format Literal -radix hexadecimal /testbench/ddr_ba
25
add wave -noupdate -divider {CPU 1}
26
add wave -noupdate -format Literal -radix hexadecimal /testbench/cpu/apbi
27
add wave -noupdate -format Literal -radix hexadecimal /testbench/cpu/apbo
28
add wave -noupdate -format Literal -radix hexadecimal /testbench/cpu/ahbsi
29
add wave -noupdate -format Literal -radix hexadecimal /testbench/cpu/ahbso
30
add wave -noupdate -format Literal -radix hexadecimal /testbench/cpu/ahbmi
31
add wave -noupdate -format Literal -radix hexadecimal /testbench/cpu/ahbmo
32
add wave -noupdate -format Logic /testbench/cpu/phy_gtx_clk
33
add wave -noupdate -format Literal /testbench/cpu/cgi
34
add wave -noupdate -format Literal /testbench/cpu/cgi2
35
add wave -noupdate -format Literal /testbench/cpu/cgo
36
add wave -noupdate -format Literal /testbench/cpu/cgo2
37
add wave -noupdate -format Logic /testbench/cpu/ps2_mouse_clk
38
add wave -noupdate -format Logic /testbench/cpu/ps2_mouse_data
39
add wave -noupdate -format Literal /testbench/cpu/clk_sel
40
add wave -noupdate -format Literal /testbench/cpu/clkval
41
add wave -noupdate -format Logic /testbench/cpu/clkvga
42
add wave -noupdate -format Logic /testbench/cpu/clk1x
43
add wave -noupdate -format Logic /testbench/cpu/video_clk
44
add wave -noupdate -format Logic /testbench/cpu/dac_clk
45
TreeUpdate [SetDefaultTree]
46
WaveRestoreCursors {{Cursor 1} {52212589 ps} 0}
47
configure wave -namecolwidth 162
48
configure wave -valuecolwidth 110
49
configure wave -justifyvalue left
50
configure wave -signalnamewidth 0
51
configure wave -snapdistance 10
52
configure wave -datasetprefix 0
53
configure wave -rowmargin 4
54
configure wave -childrowmargin 2
55
configure wave -gridoffset 0
56
configure wave -gridperiod 1
57
configure wave -griddelta 40
58
configure wave -timeline 0
59
update
60
WaveRestoreZoom {157518816 ps} {158016606 ps}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.