URL
https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk
Details |
Compare with Previous |
View Log
| Line No. |
Rev |
Author |
Line |
| 1 |
2 |
dimamali |
include .config
|
| 2 |
|
|
GRLIB=../..
|
| 3 |
|
|
TOP=leon3mp
|
| 4 |
|
|
BOARD=xilinx-spa3-dsp1800a
|
| 5 |
|
|
include $(GRLIB)/boards/$(BOARD)/Makefile.inc
|
| 6 |
|
|
DEVICE=$(PART)-$(PACKAGE)$(SPEED)
|
| 7 |
|
|
UCF=$(GRLIB)/boards/$(BOARD)/$(TOP).ucf
|
| 8 |
|
|
ISEMAPOPT=-timing
|
| 9 |
|
|
QSF=$(GRLIB)/boards/$(BOARD)/$(TOP).qsf
|
| 10 |
|
|
EFFORT=high
|
| 11 |
|
|
XSTOPT=-uc leon3mp.xcf
|
| 12 |
|
|
SYNPOPT="set_option -pipe 1; set_option -retiming 1; set_option -write_apr_constraint 0"
|
| 13 |
|
|
VHDLSYNFILES=config.vhd ahbrom.vhd leon3mp.vhd
|
| 14 |
|
|
VHDLSIMFILES=testbench.vhd
|
| 15 |
|
|
SIMTOP=testbench
|
| 16 |
|
|
SDCFILE=$(GRLIB)/boards/$(BOARD)/default.sdc
|
| 17 |
|
|
BITGEN=$(GRLIB)/boards/$(BOARD)/default.ut
|
| 18 |
|
|
CLEAN=soft-clean
|
| 19 |
|
|
|
| 20 |
|
|
TECHLIBS = unisim
|
| 21 |
|
|
|
| 22 |
|
|
LIBSKIP = core1553bbc core1553brm core1553brt gr1553 corePCIF \
|
| 23 |
|
|
tmtc openchip ihp gleichmann opencores usbhc spw
|
| 24 |
|
|
DIRSKIP = b1553 pcif leon2 leon2ft crypto satcan pci leon3ft ambatest can \
|
| 25 |
|
|
usb grusbhc spacewire ata haps coremp7 ascs slink spi
|
| 26 |
|
|
FILESKIP = grcan.vhd i2cmst.vhd
|
| 27 |
|
|
|
| 28 |
|
|
include $(GRLIB)/bin/Makefile
|
| 29 |
|
|
include $(GRLIB)/software/leon3/Makefile
|
| 30 |
|
|
|
| 31 |
|
|
################## project specific targets ##########################
|
| 32 |
|
|
|
| 33 |
|
|
syn_update:
|
| 34 |
|
|
@cat ./leon3mp_synplify.prj | sed -e s/spartan-3A-DSP/spartan3A/ \
|
| 35 |
|
|
-e s/XC3SD1800A/XC3S1400A/ >> leon3mp_synplify.prj.tmp
|
| 36 |
|
|
@mv leon3mp_synplify.prj.tmp leon3mp_synplify.prj
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.