OpenCores
URL https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk

Subversion Repositories mips_enhanced

[/] [mips_enhanced/] [trunk/] [grlib-gpl-1.0.19-b3188/] [lib/] [gaisler/] [can/] [can_oc.in.help] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dimamali
CAN interface enable
2
CONFIG_CAN_ENABLE
3
  Say Y here to enable the CAN interace from OpenCores. The core has one
4
  AHB slave interface for accessing the control registers. The CAN core
5
  ir register-compatible with the SAJ1000 core from Philips.
6
 
7
CAN register address
8
CONFIG_CANIO
9
  The control registers of the CAN core occupy 4 kbyte, and are
10
  mapped in the AHB bus I/O area (0xFFF00000 - 0xFFFFF000). This setting
11
  defines at which address in the I/O area the registers appear (HADDR[19:8]).
12
 
13
CAN interrupt
14
CONFIG_CANIRQ
15
  Defines which interrupt number the CAN core will generate.
16
 
17
CAN loob-back testing
18
CONFIG_CANLOOP
19
  If you say Y here, the receiver and trasmitter of the CAN core will
20
  be connected together in a loop-back fashion. This will make it
21
  possible to perform loop-back test, but not data will be sent
22
  or received from the outside. ONLY for testing!
23
 
24
CAN Synchronous reset
25
CONFIG_CAN_SYNCRST
26
  If you say Y here, the CAN core will be implemented with
27
  synchronous reset rather than asynchronous. This is needed
28
  when the target library does not implement registers with
29
  async reset. Unless you know what you are doing, say N.
30
 
31
CAN FT memories
32
CONFIG_CAN_FT
33
  If you say Y here, the CAN FIFOs will be implemented using
34
  SEU protected RAM blocks. Only applicable to the FT version
35
  of grlib.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.