URL
https://opencores.org/ocsvn/natalius_8bit_risc/natalius_8bit_risc/trunk
Details |
Compare with Previous |
View Log
Line No. |
Rev |
Author |
Line |
1 |
9 |
fabioandre |
NET up2 LOC = "H13" | IOSTANDARD = LVTTL | PULLDOWN ;
|
2 |
|
|
NET up1 LOC = "V4" | IOSTANDARD = LVTTL | PULLDOWN ;
|
3 |
|
|
NET down2 LOC = "K17" | IOSTANDARD = LVTTL | PULLDOWN ;
|
4 |
|
|
NET down1 LOC = "D18" | IOSTANDARD = LVTTL | PULLDOWN ;
|
5 |
|
|
NET rst LOC = "V16" | IOSTANDARD = LVTTL | PULLDOWN ;
|
6 |
|
|
NET clk LOC = "C9" | IOSTANDARD = LVCMOS33 ;
|
7 |
|
|
NET r LOC = "H14" | IOSTANDARD = LVTTL | DRIVE = 8 | SLEW = FAST ;
|
8 |
|
|
NET g LOC = "H15" | IOSTANDARD = LVTTL | DRIVE = 8 | SLEW = FAST ;
|
9 |
|
|
NET b LOC = "G15" | IOSTANDARD = LVTTL | DRIVE = 8 | SLEW = FAST ;
|
10 |
|
|
NET hs LOC = "F15" | IOSTANDARD = LVTTL | DRIVE = 8 | SLEW = FAST ;
|
11 |
|
|
NET vs LOC = "F14" | IOSTANDARD = LVTTL | DRIVE = 8 | SLEW = FAST ;
|
12 |
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.