OpenCores
URL https://opencores.org/ocsvn/nlprg/nlprg/trunk

Subversion Repositories nlprg

[/] [nlprg/] [trunk/] [nlprg/] [rtl/] [nlprg9.v] - Blame information for rev 4

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 4 fra93 
/*
2 
 * Generated by Digital. Don't modify this file!
3 
 * Any changes will be lost if this file is regenerated.
4 
 */
5 
 
6 
module DIG_D_FF_AS_1bit
7 
#(
8 
    parameter Default = 0
9 
)
10 
(
11 
   input Set,
12 
   input D,
13 
   input C,
14 
   input Clr,
15 
   output Q,
16 
   output \~Q
17 
);
18 
    reg state;
19 
 
20 
    assign Q = state;
21 
    assign \~Q  = ~state;
22 
 
23 
    always @ (posedge C or posedge Clr or posedge Set)
24 
    begin
25 
        if (Set)
26 
            state <= 1'b1;
27 
        else if (Clr)
28 
            state <= 'h0;
29 
        else
30 
            state <= D;
31 
    end
32 
 
33 
    initial begin
34 
        state = Default;
35 
    end
36 
endmodule
37 
 
38 
module nlprg9 (
39 
  input ck,
40 
  input rst,
41 
  output [8:0] o
42 
);
43 
  wire o0;
44 
  wire o1;
45 
  wire o2;
46 
  wire o3;
47 
  wire o4;
48 
  wire o5;
49 
  wire o6;
50 
  wire o7;
51 
  wire o8;
52 
  wire s0;
53 
  wire s1;
54 
  wire s2;
55 
  wire s3;
56 
  DIG_D_FF_AS_1bit #(
57 
    .Default(0)
58 
  )
59 
  DIG_D_FF_AS_1bit_i0 (
60 
    .Set( 1'b0 ),
61 
    .D( s0 ),
62 
    .C( ck ),
63 
    .Clr( rst ),
64 
    .Q( o0 )
65 
  );
66 
  DIG_D_FF_AS_1bit #(
67 
    .Default(0)
68 
  )
69 
  DIG_D_FF_AS_1bit_i1 (
70 
    .Set( 1'b0 ),
71 
    .D( s1 ),
72 
    .C( ck ),
73 
    .Clr( rst ),
74 
    .Q( o2 )
75 
  );
76 
  DIG_D_FF_AS_1bit #(
77 
    .Default(0)
78 
  )
79 
  DIG_D_FF_AS_1bit_i2 (
80 
    .Set( 1'b0 ),
81 
    .D( s2 ),
82 
    .C( ck ),
83 
    .Clr( rst ),
84 
    .Q( o1 )
85 
  );
86 
  DIG_D_FF_AS_1bit #(
87 
    .Default(0)
88 
  )
89 
  DIG_D_FF_AS_1bit_i3 (
90 
    .Set( 1'b0 ),
91 
    .D( s3 ),
92 
    .C( ck ),
93 
    .Clr( rst ),
94 
    .Q( o3 )
95 
  );
96 
  DIG_D_FF_AS_1bit #(
97 
    .Default(0)
98 
  )
99 
  DIG_D_FF_AS_1bit_i4 (
100 
    .Set( 1'b0 ),
101 
    .D( o3 ),
102 
    .C( ck ),
103 
    .Clr( rst ),
104 
    .Q( o4 )
105 
  );
106 
  DIG_D_FF_AS_1bit #(
107 
    .Default(0)
108 
  )
109 
  DIG_D_FF_AS_1bit_i5 (
110 
    .Set( 1'b0 ),
111 
    .D( o4 ),
112 
    .C( ck ),
113 
    .Clr( rst ),
114 
    .Q( o5 )
115 
  );
116 
  DIG_D_FF_AS_1bit #(
117 
    .Default(0)
118 
  )
119 
  DIG_D_FF_AS_1bit_i6 (
120 
    .Set( 1'b0 ),
121 
    .D( o5 ),
122 
    .C( ck ),
123 
    .Clr( rst ),
124 
    .Q( o6 )
125 
  );
126 
  DIG_D_FF_AS_1bit #(
127 
    .Default(0)
128 
  )
129 
  DIG_D_FF_AS_1bit_i7 (
130 
    .Set( 1'b0 ),
131 
    .D( o6 ),
132 
    .C( ck ),
133 
    .Clr( rst ),
134 
    .Q( o7 )
135 
  );
136 
  DIG_D_FF_AS_1bit #(
137 
    .Default(0)
138 
  )
139 
  DIG_D_FF_AS_1bit_i8 (
140 
    .Set( 1'b0 ),
141 
    .D( o7 ),
142 
    .C( ck ),
143 
    .Clr( rst ),
144 
    .Q( o8 )
145 
  );
146 
  assign o[0] = o0;
147 
  assign o[1] = o1;
148 
  assign o[2] = o2;
149 
  assign o[3] = o3;
150 
  assign o[4] = o4;
151 
  assign o[5] = o5;
152 
  assign o[6] = o6;
153 
  assign o[7] = o7;
154 
  assign o[8] = o8;
155 
  assign s0 = ~ ((o7 ^ o8) ^ o3);
156 
  assign s2 = ((o4 ^ o6) ^ o0);
157 
  assign s1 = ((o3 ^ o5) ^ o1);
158 
  assign s3 = (~ (o8 ^ o2) ^ ((o1 & o0) & ((~ (o8 | o7) & ~ (o6 | o5)) & ~ (o4 | o3))));
159 
endmodule

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.