OpenCores
URL https://opencores.org/ocsvn/noekeoncore/noekeoncore/trunk

Subversion Repositories noekeoncore

[/] [noekeoncore/] [trunk/] [rtl/] [t_m_1.vhd] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 entactogen
 
2
-- Copyright (c) 2013 Antonio de la Piedra
3
 
4
-- This program is free software: you can redistribute it and/or modify
5
-- it under the terms of the GNU General Public License as published by
6
-- the Free Software Foundation, either version 3 of the License, or
7
-- (at your option) any later version.
8
 
9
-- This program is distributed in the hope that it will be useful,
10
-- but WITHOUT ANY WARRANTY; without even the implied warranty of
11
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
12
-- GNU General Public License for more details.
13
 
14
-- You should have received a copy of the GNU General Public License
15
-- along with this program.  If not, see <http://www.gnu.org/licenses/>.
16
 
17
library IEEE;
18
use IEEE.STD_LOGIC_1164.ALL;
19
 
20
entity t_m_1 is
21
        port(clk : in std_logic;
22
                  a_0_in : in std_logic_vector(31 downto 0);
23
                  a_1_in : in std_logic_vector(31 downto 0);
24
                  a_2_in : in std_logic_vector(31 downto 0);
25
                  a_3_in : in std_logic_vector(31 downto 0);
26
                  a_1_out : out std_logic_vector(31 downto 0);
27
                  a_3_out : out std_logic_vector(31 downto 0));
28
end t_m_1;
29
 
30
architecture Behavioral of t_m_1 is
31
 
32
        signal tmp_0_s : std_logic_vector(31 downto 0);
33
        signal tmp_1_s : std_logic_vector(31 downto 0);
34
        signal tmp_2_s : std_logic_vector(31 downto 0);
35
        signal tmp_3_s : std_logic_vector(31 downto 0);
36
 
37
begin
38
 
39
-- temp = a[0]^a[2]; 
40
-- temp ^= temp>>>8 ^ temp<<<8;
41
-- a[1] ^= temp;
42
-- a[3] ^= temp;
43
 
44
--t: 9d5c35ba
45
--t_rol: 5c35ba9d
46
--t_ror: ba9d5c35
47
 
48
        tmp_0_s <= a_0_in xor a_2_in;
49
        tmp_1_s <= tmp_0_s(23 downto 0) & tmp_0_s(31 downto 24);
50
        tmp_2_s <= tmp_0_s(7 downto 0) & tmp_0_s(31 downto 8);
51
        tmp_3_s <= tmp_0_s xor tmp_1_s xor tmp_2_s;
52
 
53
        a_1_out <= a_1_in xor tmp_3_s;
54
        a_3_out <= a_3_in xor tmp_3_s;
55
 
56
end Behavioral;
57
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.