OpenCores
URL https://opencores.org/ocsvn/oops/oops/trunk

Subversion Repositories oops

[/] [oops/] [trunk/] [Makefile] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 smjoshua
# Some useful constants
2
SRC_LIST = ./rtl/sources.list
3
TB = tb/test_map_table.v
4
 
5
# Simulator used for testing is Icarus Verilog
6
# To dump waves, add -DWAVE_DUMP to ICARUS_OPTS
7
INCLUDE_CMD = -I ./rtl
8
ICARUS_OPTS = -DWAVE_DUMP
9
ICARUS_CMD = iverilog
10
 
11
MAP_TABLE_SRC = rtl/map_table.v \
12
                                                                rtl/free_list.v \
13
                                                                rtl/dp_sram.v \
14
                                                                rtl/ooops_defs.v \
15
                                                                rtl/ooops_lib.v
16
MAP_TABLE_TB  = tb/test_map_table.v
17
 
18
all: sim
19
 
20
# Main command to compile simulation model
21
sim:
22
        $(ICARUS_CMD) $(ICARUS_OPTS) $(INCLUDE_CMD) -f $(SRC_LIST) $(TB) -o sim.exe
23
 
24
map_table: $(MAP_TABLE_SRC) $(MAP_TABLE_TB)
25
        $(ICARUS_CMD) $(ICARUS_OPTS) $(INCLUDE_CMD) $(MAP_TABLE_SRC) $(MAP_TABLE_TB) -o sim.exe
26
 
27
clean:
28
        rm ./*.exe

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.