OpenCores
URL https://opencores.org/ocsvn/openhmc/openhmc/trunk

Subversion Repositories openhmc

[/] [openhmc/] [trunk/] [openHMC/] [sim/] [tb/] [common/] [testlib/] [bit_error_test/] [bit_error_test_seq.sv] - Blame information for rev 15

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 15 juko
/*
2
 *                              .--------------. .----------------. .------------.
3
 *                             | .------------. | .--------------. | .----------. |
4
 *                             | | ____  ____ | | | ____    ____ | | |   ______ | |
5
 *                             | ||_   ||   _|| | ||_   \  /   _|| | | .' ___  || |
6
 *       ___  _ __   ___ _ __  | |  | |__| |  | | |  |   \/   |  | | |/ .'   \_|| |
7
 *      / _ \| '_ \ / _ \ '_ \ | |  |  __  |  | | |  | |\  /| |  | | || |       | |
8
 *       (_) | |_) |  __/ | | || | _| |  | |_ | | | _| |_\/_| |_ | | |\ `.___.'\| |
9
 *      \___/| .__/ \___|_| |_|| ||____||____|| | ||_____||_____|| | | `._____.'| |
10
 *           | |               | |            | | |              | | |          | |
11
 *           |_|               | '------------' | '--------------' | '----------' |
12
 *                              '--------------' '----------------' '------------'
13
 *
14
 *  openHMC - An Open Source Hybrid Memory Cube Controller
15
 *  (C) Copyright 2014 Computer Architecture Group - University of Heidelberg
16
 *  www.ziti.uni-heidelberg.de
17
 *  B6, 26
18
 *  68159 Mannheim
19
 *  Germany
20
 *
21
 *  Contact: openhmc@ziti.uni-heidelberg.de
22
 *  http://ra.ziti.uni-heidelberg.de/openhmc
23
 *
24
 *   This source file is free software: you can redistribute it and/or modify
25
 *   it under the terms of the GNU Lesser General Public License as published by
26
 *   the Free Software Foundation, either version 3 of the License, or
27
 *   (at your option) any later version.
28
 *
29
 *   This source file is distributed in the hope that it will be useful,
30
 *   but WITHOUT ANY WARRANTY; without even the implied warranty of
31
 *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
32
 *   GNU Lesser General Public License for more details.
33
 *
34
 *   You should have received a copy of the GNU Lesser General Public License
35
 *   along with this source file.  If not, see .
36
 *
37
 *
38
 */
39
 
40
//
41
//
42
// bit_error_test sequence
43
//
44
//
45
 
46
`ifndef bit_error_test_SEQ_SV
47
`define bit_error_test_SEQ_SV
48
 
49
class bit_error_test_seq extends hmc_base_seq;
50
 
51
        rand int iterations;
52
 
53
        constraint iterations_c {
54
                iterations >= 1;
55
                iterations <= 2;
56
        }
57
 
58
        function new(string name="bit_error_test_seq");
59
                super.new(name);
60
        endfunction : new
61
 
62
        openhmc_init_seq init;
63
        hmc_model_init_seq bfm;
64
        openhmc_check_seq check;
65
        hmc_base_pkt_seq work;
66
 
67
        `uvm_object_utils(bit_error_test_seq)
68
        `uvm_declare_p_sequencer(vseqr)
69
 
70
        hmc_2_axi4_sequence #(.DATA_BYTES(`AXI4BYTES), .TUSER_WIDTH(`AXI4BYTES)) requests;
71
 
72
        virtual task body();
73
 
74
                `uvm_info(get_type_name(), "starting bit_error_test_seq", UVM_NONE)
75
 
76
        `uvm_do(bfm)
77
                #1us;
78
        `uvm_do(init)
79
        #1us;
80
 
81
                repeat (iterations)
82
                        randcase
83
                                1 : `uvm_do_with(work, {req_class == NON_POSTED; })
84
                                1 : `uvm_do_with(work, {req_class == POSTED; })
85
                endcase
86
 
87
                `uvm_info(get_type_name(), "bit_error_test_seq done", UVM_NONE)
88
                `uvm_do(check)
89
 
90
        endtask : body
91
 
92
endclass : bit_error_test_seq
93
 
94
`endif // bit_error_test_SEQ_SV

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.