OpenCores
URL https://opencores.org/ocsvn/openjtag-project/openjtag-project/trunk

Subversion Repositories openjtag-project

[/] [openjtag-project/] [trunk/] [OpenJTAG/] [Quartus_II/] [Main.vwf] - Blame information for rev 18

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 18 rmileca
/*
2
WARNING: Do NOT edit the input and output ports in this file in a text
3
editor if you plan to continue editing the block that represents it in
4
the Block Editor! File corruption is VERY likely to occur.
5
*/
6
 
7
/*
8
Copyright (C) 1991-2007 Altera Corporation
9
Your use of Altera Corporation's design tools, logic functions
10
and other software and tools, and its AMPP partner logic
11
functions, and any output files from any of the foregoing
12
(including device programming or simulation files), and any
13
associated documentation or information are expressly subject
14
to the terms and conditions of the Altera Program License
15
Subscription Agreement, Altera MegaCore Function License
16
Agreement, or other applicable license agreement, including,
17
without limitation, that your use is for the sole purpose of
18
programming logic devices manufactured by Altera and sold by
19
Altera or its authorized distributors.  Please refer to the
20
applicable agreement for further details.
21
*/
22
 
23
HEADER
24
{
25
        VERSION = 1;
26
        TIME_UNIT = ns;
27
        PRINT_OPTIONS = "Print_options_version 6\
28
range_start 0ps\
29
range_end 4.0us\
30
width 1\
31
names_percentage 25\
32
comments 1\
33
grid_lines 1\
34
time_bars 1\
35
name_every_page 0\
36
expand_groups 0\
37
print_all 1\
38
print_row_height 100";
39
        DATA_OFFSET = 0.0;
40
        DATA_DURATION = 4000.0;
41
        SIMULATION_TIME = 4000.0;
42
        GRID_PHASE = 0.0;
43
        GRID_PERIOD = 100.0;
44
        GRID_DUTY_CYCLE = 50;
45
}
46
 
47
SIGNAL("clk")
48
{
49
        VALUE_TYPE = NINE_LEVEL_BIT;
50
        SIGNAL_TYPE = SINGLE_BIT;
51
        WIDTH = 1;
52
        LSB_INDEX = -1;
53
        DIRECTION = INPUT;
54
        PARENT = "";
55
}
56
 
57
SIGNAL("wcks")
58
{
59
        VALUE_TYPE = NINE_LEVEL_BIT;
60
        SIGNAL_TYPE = SINGLE_BIT;
61
        WIDTH = 1;
62
        LSB_INDEX = -1;
63
        DIRECTION = OUTPUT;
64
        PARENT = "";
65
}
66
 
67
SIGNAL("cks")
68
{
69
        VALUE_TYPE = NINE_LEVEL_BIT;
70
        SIGNAL_TYPE = BUS;
71
        WIDTH = 4;
72
        LSB_INDEX = 0;
73
        DIRECTION = INPUT;
74
        PARENT = "";
75
}
76
 
77
SIGNAL("cks[2]")
78
{
79
        VALUE_TYPE = NINE_LEVEL_BIT;
80
        SIGNAL_TYPE = SINGLE_BIT;
81
        WIDTH = 1;
82
        LSB_INDEX = -1;
83
        DIRECTION = INPUT;
84
        PARENT = "cks";
85
}
86
 
87
SIGNAL("cks[1]")
88
{
89
        VALUE_TYPE = NINE_LEVEL_BIT;
90
        SIGNAL_TYPE = SINGLE_BIT;
91
        WIDTH = 1;
92
        LSB_INDEX = -1;
93
        DIRECTION = INPUT;
94
        PARENT = "cks";
95
}
96
 
97
SIGNAL("cks[0]")
98
{
99
        VALUE_TYPE = NINE_LEVEL_BIT;
100
        SIGNAL_TYPE = SINGLE_BIT;
101
        WIDTH = 1;
102
        LSB_INDEX = -1;
103
        DIRECTION = INPUT;
104
        PARENT = "cks";
105
}
106
 
107
SIGNAL("cks[3]")
108
{
109
        VALUE_TYPE = NINE_LEVEL_BIT;
110
        SIGNAL_TYPE = SINGLE_BIT;
111
        WIDTH = 1;
112
        LSB_INDEX = -1;
113
        DIRECTION = INPUT;
114
        PARENT = "cks";
115
}
116
 
117
TRANSITION_LIST("clk")
118
{
119
        NODE
120
        {
121
                REPEAT = 1;
122
                NODE
123
                {
124
                        REPEAT = 200;
125
                        LEVEL 0 FOR 10.0;
126
                        LEVEL 1 FOR 10.0;
127
                }
128
        }
129
}
130
 
131
TRANSITION_LIST("wcks")
132
{
133
        NODE
134
        {
135
                REPEAT = 1;
136
                LEVEL X FOR 4000.0;
137
        }
138
}
139
 
140
TRANSITION_LIST("cks[2]")
141
{
142
        NODE
143
        {
144
                REPEAT = 1;
145
                LEVEL 1 FOR 4000.0;
146
        }
147
}
148
 
149
TRANSITION_LIST("cks[1]")
150
{
151
        NODE
152
        {
153
                REPEAT = 1;
154
                LEVEL 0 FOR 4000.0;
155
        }
156
}
157
 
158
TRANSITION_LIST("cks[0]")
159
{
160
        NODE
161
        {
162
                REPEAT = 1;
163
                LEVEL 0 FOR 4000.0;
164
        }
165
}
166
 
167
TRANSITION_LIST("cks[3]")
168
{
169
        NODE
170
        {
171
                REPEAT = 1;
172
                LEVEL 0 FOR 4000.0;
173
        }
174
}
175
 
176
DISPLAY_LINE
177
{
178
        CHANNEL = "clk";
179
        EXPAND_STATUS = COLLAPSED;
180
        RADIX = ASCII;
181
        TREE_INDEX = 0;
182
        TREE_LEVEL = 0;
183
}
184
 
185
DISPLAY_LINE
186
{
187
        CHANNEL = "wcks";
188
        EXPAND_STATUS = COLLAPSED;
189
        RADIX = Hexadecimal;
190
        TREE_INDEX = 1;
191
        TREE_LEVEL = 0;
192
}
193
 
194
DISPLAY_LINE
195
{
196
        CHANNEL = "cks";
197
        EXPAND_STATUS = COLLAPSED;
198
        RADIX = Hexadecimal;
199
        TREE_INDEX = 2;
200
        TREE_LEVEL = 0;
201
        CHILDREN = 3, 4, 5, 6;
202
}
203
 
204
DISPLAY_LINE
205
{
206
        CHANNEL = "cks[3]";
207
        EXPAND_STATUS = COLLAPSED;
208
        RADIX = Hexadecimal;
209
        TREE_INDEX = 3;
210
        TREE_LEVEL = 1;
211
        PARENT = 2;
212
}
213
 
214
DISPLAY_LINE
215
{
216
        CHANNEL = "cks[2]";
217
        EXPAND_STATUS = COLLAPSED;
218
        RADIX = Hexadecimal;
219
        TREE_INDEX = 4;
220
        TREE_LEVEL = 1;
221
        PARENT = 2;
222
}
223
 
224
DISPLAY_LINE
225
{
226
        CHANNEL = "cks[1]";
227
        EXPAND_STATUS = COLLAPSED;
228
        RADIX = Hexadecimal;
229
        TREE_INDEX = 5;
230
        TREE_LEVEL = 1;
231
        PARENT = 2;
232
}
233
 
234
DISPLAY_LINE
235
{
236
        CHANNEL = "cks[0]";
237
        EXPAND_STATUS = COLLAPSED;
238
        RADIX = Hexadecimal;
239
        TREE_INDEX = 6;
240
        TREE_LEVEL = 1;
241
        PARENT = 2;
242
}
243
 
244
TIME_BAR
245
{
246
        TIME = 0;
247
        MASTER = TRUE;
248
}
249
;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.