OpenCores
URL https://opencores.org/ocsvn/pcie_sg_dma/pcie_sg_dma/trunk

Subversion Repositories pcie_sg_dma

[/] [pcie_sg_dma/] [branches/] [Virtex6/] [ML605_ISE13.3/] [MyUserLogic/] [UserLogic_00/] [top_level_0_PCIe_UserLogic_00_INOUT_LOGIC/] [globals] - Blame information for rev 13

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 13 barabba
{
2
  'XILINX' => 'C:/Programmi/Xilinx/13.3/ISE_DS/ISE',
3
  'clkWrapper' => 'inout_logic_cw',
4
  'clkWrapperFile' => 'inout_logic_cw.vhd',
5
  'createTestbench' => 0,
6
  'design' => 'inout_logic',
7
  'designFileList' => [
8
    'inout_logic.vhd',
9
    'inout_logic_cw.vhd',
10
  ],
11
  'device' => 'xc6vlx240t-1ff1156',
12
  'family' => 'virtex6',
13
  'files' => [
14
    'xlpersistentdff.ngc',
15
    'synopsis',
16
    'inout_logic.vhd',
17
    'xlpersistentdff.ngc',
18
    'inout_logic_cw.vhd',
19
    'inout_logic_cw.ucf',
20
    'inout_logic_cw.xcf',
21
    'inout_logic_cw.sdc',
22
    'xst_inout_logic.prj',
23
    'xst_inout_logic.scr',
24
    'vcom.do',
25
    'isim_inout_logic.prj',
26
  ],
27
  'hdlKind' => 'vhdl',
28
  'isCombinatorial' => 1,
29
  'synthesisTool' => 'XST',
30
  'sysgen' => 'C:/Programmi/Xilinx/13.3/ISE_DS/ISE/sysgen',
31
  'systemClockPeriod' => 5,
32
  'testbench' => 0,
33
  'using71Netlister' => 1,
34
  'vsimtime' => '6875000275.000000 ns',
35
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.