Subversion Repositories pcie_sg_dma

/*******************************************************************************

*     This file is owned and controlled by Xilinx and must be used solely      *

*     for design, simulation, implementation and creation of design files      *

*     limited to Xilinx devices or technologies. Use with non-Xilinx           *

*     devices or technologies is expressly prohibited and immediately          *

*     terminates your license.                                                 *

*                                                                              *

*     XILINX IS PROVIDING THIS DESIGN, CODE, OR INFORMATION "AS IS" SOLELY     *

*     FOR USE IN DEVELOPING PROGRAMS AND SOLUTIONS FOR XILINX DEVICES.  BY     *

*     PROVIDING THIS DESIGN, CODE, OR INFORMATION AS ONE POSSIBLE              *

*     IMPLEMENTATION OF THIS FEATURE, APPLICATION OR STANDARD, XILINX IS       *

*     MAKING NO REPRESENTATION THAT THIS IMPLEMENTATION IS FREE FROM ANY       *

*     CLAIMS OF INFRINGEMENT, AND YOU ARE RESPONSIBLE FOR OBTAINING ANY        *

*     RIGHTS YOU MAY REQUIRE FOR YOUR IMPLEMENTATION.  XILINX EXPRESSLY        *

*     DISCLAIMS ANY WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE    *

*     IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR           *

*     REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF          *

*     INFRINGEMENT, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A    *

*     PARTICULAR PURPOSE.                                                      *

*                                                                              *

*     Xilinx products are not intended for use in life support appliances,     *

*     devices, or systems.  Use in such applications are expressly             *

*     prohibited.                                                              *

*                                                                              *

*     (c) Copyright 1995-2012 Xilinx, Inc.                                     *

*     All rights reserved.                                                     *

*******************************************************************************/

// You must compile the wrapper file v6_afifo_256x36.v when simulating

// the core, v6_afifo_256x36. When compiling the wrapper file, be sure to

// reference the XilinxCoreLib Verilog simulation library. For detailed

// instructions, please refer to the "CORE Generator Help".

// The synthesis directives "translate_off/translate_on" specified below are

// supported by Xilinx, Mentor Graphics and Synplicity synthesis

// tools. Ensure they are correct for your synthesis tool(s).

`timescale 1ns/1ps

module v6_afifo_256x36(

  rst,

  wr_clk,

  rd_clk,

  din,

  wr_en,

  rd_en,

  dout,

  full,

  empty,

  prog_full,

  prog_empty

);

input rst;

input wr_clk;

input rd_clk;

input [35 : 0] din;

input wr_en;

input rd_en;

output [35 : 0] dout;

output full;

output empty;

output prog_full;

output prog_empty;

// synthesis translate_off

  FIFO_GENERATOR_V8_3 #(

    .C_ADD_NGC_CONSTRAINT(0),

    .C_APPLICATION_TYPE_AXIS(0),

    .C_APPLICATION_TYPE_RACH(0),

    .C_APPLICATION_TYPE_RDCH(0),

    .C_APPLICATION_TYPE_WACH(0),

    .C_APPLICATION_TYPE_WDCH(0),

    .C_APPLICATION_TYPE_WRCH(0),

    .C_AXI_ADDR_WIDTH(32),

    .C_AXI_ARUSER_WIDTH(1),

    .C_AXI_AWUSER_WIDTH(1),

    .C_AXI_BUSER_WIDTH(1),

    .C_AXI_DATA_WIDTH(64),

    .C_AXI_ID_WIDTH(4),

    .C_AXI_RUSER_WIDTH(1),

    .C_AXI_TYPE(0),

    .C_AXI_WUSER_WIDTH(1),

    .C_AXIS_TDATA_WIDTH(64),

    .C_AXIS_TDEST_WIDTH(4),

    .C_AXIS_TID_WIDTH(8),

    .C_AXIS_TKEEP_WIDTH(4),

    .C_AXIS_TSTRB_WIDTH(4),

    .C_AXIS_TUSER_WIDTH(4),

    .C_AXIS_TYPE(0),

    .C_COMMON_CLOCK(0),

    .C_COUNT_TYPE(0),

    .C_DATA_COUNT_WIDTH(9),

    .C_DEFAULT_VALUE("BlankString"),

    .C_DIN_WIDTH(36),

    .C_DIN_WIDTH_AXIS(1),

    .C_DIN_WIDTH_RACH(32),

    .C_DIN_WIDTH_RDCH(64),

    .C_DIN_WIDTH_WACH(32),

    .C_DIN_WIDTH_WDCH(64),

    .C_DIN_WIDTH_WRCH(2),

    .C_DOUT_RST_VAL("0"),

    .C_DOUT_WIDTH(36),

    .C_ENABLE_RLOCS(0),

    .C_ENABLE_RST_SYNC(1),

    .C_ERROR_INJECTION_TYPE(0),

    .C_ERROR_INJECTION_TYPE_AXIS(0),

    .C_ERROR_INJECTION_TYPE_RACH(0),

    .C_ERROR_INJECTION_TYPE_RDCH(0),

    .C_ERROR_INJECTION_TYPE_WACH(0),

    .C_ERROR_INJECTION_TYPE_WDCH(0),

    .C_ERROR_INJECTION_TYPE_WRCH(0),

    .C_FAMILY("virtex6"),

    .C_FULL_FLAGS_RST_VAL(1),

    .C_HAS_ALMOST_EMPTY(0),

    .C_HAS_ALMOST_FULL(0),

    .C_HAS_AXI_ARUSER(0),

    .C_HAS_AXI_AWUSER(0),

    .C_HAS_AXI_BUSER(0),

    .C_HAS_AXI_RD_CHANNEL(0),

    .C_HAS_AXI_RUSER(0),

    .C_HAS_AXI_WR_CHANNEL(0),

    .C_HAS_AXI_WUSER(0),

    .C_HAS_AXIS_TDATA(0),

    .C_HAS_AXIS_TDEST(0),

    .C_HAS_AXIS_TID(0),

    .C_HAS_AXIS_TKEEP(0),

    .C_HAS_AXIS_TLAST(0),

    .C_HAS_AXIS_TREADY(1),

    .C_HAS_AXIS_TSTRB(0),

    .C_HAS_AXIS_TUSER(0),

    .C_HAS_BACKUP(0),

    .C_HAS_DATA_COUNT(0),

    .C_HAS_DATA_COUNTS_AXIS(0),

    .C_HAS_DATA_COUNTS_RACH(0),

    .C_HAS_DATA_COUNTS_RDCH(0),

    .C_HAS_DATA_COUNTS_WACH(0),

    .C_HAS_DATA_COUNTS_WDCH(0),

    .C_HAS_DATA_COUNTS_WRCH(0),

    .C_HAS_INT_CLK(0),

    .C_HAS_MASTER_CE(0),

    .C_HAS_MEMINIT_FILE(0),

    .C_HAS_OVERFLOW(0),

    .C_HAS_PROG_FLAGS_AXIS(0),

    .C_HAS_PROG_FLAGS_RACH(0),

    .C_HAS_PROG_FLAGS_RDCH(0),

    .C_HAS_PROG_FLAGS_WACH(0),

    .C_HAS_PROG_FLAGS_WDCH(0),

    .C_HAS_PROG_FLAGS_WRCH(0),

    .C_HAS_RD_DATA_COUNT(0),

    .C_HAS_RD_RST(0),

    .C_HAS_RST(1),

    .C_HAS_SLAVE_CE(0),

    .C_HAS_SRST(0),

    .C_HAS_UNDERFLOW(0),

    .C_HAS_VALID(0),

    .C_HAS_WR_ACK(0),

    .C_HAS_WR_DATA_COUNT(0),

    .C_HAS_WR_RST(0),

    .C_IMPLEMENTATION_TYPE(2),

    .C_IMPLEMENTATION_TYPE_AXIS(1),

    .C_IMPLEMENTATION_TYPE_RACH(1),

    .C_IMPLEMENTATION_TYPE_RDCH(1),

    .C_IMPLEMENTATION_TYPE_WACH(1),

    .C_IMPLEMENTATION_TYPE_WDCH(1),

    .C_IMPLEMENTATION_TYPE_WRCH(1),

    .C_INIT_WR_PNTR_VAL(0),

    .C_INTERFACE_TYPE(0),

    .C_MEMORY_TYPE(1),

    .C_MIF_FILE_NAME("BlankString"),

    .C_MSGON_VAL(1),

    .C_OPTIMIZATION_MODE(0),

    .C_OVERFLOW_LOW(0),

    .C_PRELOAD_LATENCY(1),

    .C_PRELOAD_REGS(0),

    .C_PRIM_FIFO_TYPE("512x36"),

    .C_PROG_EMPTY_THRESH_ASSERT_VAL(8),

    .C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS(1022),

    .C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH(1022),

    .C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH(1022),

    .C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH(1022),

    .C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH(1022),

    .C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH(1022),

    .C_PROG_EMPTY_THRESH_NEGATE_VAL(9),

    .C_PROG_EMPTY_TYPE(1),

    .C_PROG_EMPTY_TYPE_AXIS(5),

    .C_PROG_EMPTY_TYPE_RACH(5),

    .C_PROG_EMPTY_TYPE_RDCH(5),

    .C_PROG_EMPTY_TYPE_WACH(5),

    .C_PROG_EMPTY_TYPE_WDCH(5),

    .C_PROG_EMPTY_TYPE_WRCH(5),

    .C_PROG_FULL_THRESH_ASSERT_VAL(320),

    .C_PROG_FULL_THRESH_ASSERT_VAL_AXIS(1023),

    .C_PROG_FULL_THRESH_ASSERT_VAL_RACH(1023),

    .C_PROG_FULL_THRESH_ASSERT_VAL_RDCH(1023),

    .C_PROG_FULL_THRESH_ASSERT_VAL_WACH(1023),

    .C_PROG_FULL_THRESH_ASSERT_VAL_WDCH(1023),

    .C_PROG_FULL_THRESH_ASSERT_VAL_WRCH(1023),

    .C_PROG_FULL_THRESH_NEGATE_VAL(319),

    .C_PROG_FULL_TYPE(1),

    .C_PROG_FULL_TYPE_AXIS(5),

    .C_PROG_FULL_TYPE_RACH(5),

    .C_PROG_FULL_TYPE_RDCH(5),

    .C_PROG_FULL_TYPE_WACH(5),

    .C_PROG_FULL_TYPE_WDCH(5),

    .C_PROG_FULL_TYPE_WRCH(5),

    .C_RACH_TYPE(0),

    .C_RD_DATA_COUNT_WIDTH(9),

    .C_RD_DEPTH(512),

    .C_RD_FREQ(1),

    .C_RD_PNTR_WIDTH(9),

    .C_RDCH_TYPE(0),

    .C_REG_SLICE_MODE_AXIS(0),

    .C_REG_SLICE_MODE_RACH(0),

    .C_REG_SLICE_MODE_RDCH(0),

    .C_REG_SLICE_MODE_WACH(0),

    .C_REG_SLICE_MODE_WDCH(0),

    .C_REG_SLICE_MODE_WRCH(0),

    .C_UNDERFLOW_LOW(0),

    .C_USE_COMMON_OVERFLOW(0),

    .C_USE_COMMON_UNDERFLOW(0),

    .C_USE_DEFAULT_SETTINGS(0),

    .C_USE_DOUT_RST(1),

    .C_USE_ECC(0),

    .C_USE_ECC_AXIS(0),

    .C_USE_ECC_RACH(0),

    .C_USE_ECC_RDCH(0),

    .C_USE_ECC_WACH(0),

    .C_USE_ECC_WDCH(0),

    .C_USE_ECC_WRCH(0),

    .C_USE_EMBEDDED_REG(0),

    .C_USE_FIFO16_FLAGS(0),

    .C_USE_FWFT_DATA_COUNT(0),

    .C_VALID_LOW(0),

    .C_WACH_TYPE(0),

    .C_WDCH_TYPE(0),

    .C_WR_ACK_LOW(0),

    .C_WR_DATA_COUNT_WIDTH(9),

    .C_WR_DEPTH(512),

    .C_WR_DEPTH_AXIS(1024),

    .C_WR_DEPTH_RACH(16),

    .C_WR_DEPTH_RDCH(1024),

    .C_WR_DEPTH_WACH(16),

    .C_WR_DEPTH_WDCH(1024),

    .C_WR_DEPTH_WRCH(16),

    .C_WR_FREQ(1),

    .C_WR_PNTR_WIDTH(9),

    .C_WR_PNTR_WIDTH_AXIS(10),

    .C_WR_PNTR_WIDTH_RACH(4),

    .C_WR_PNTR_WIDTH_RDCH(10),

    .C_WR_PNTR_WIDTH_WACH(4),

    .C_WR_PNTR_WIDTH_WDCH(10),

    .C_WR_PNTR_WIDTH_WRCH(4),

    .C_WR_RESPONSE_LATENCY(1),

    .C_WRCH_TYPE(0)

  )

  inst (

    .RST(rst),

    .WR_CLK(wr_clk),

    .RD_CLK(rd_clk),

    .DIN(din),

    .WR_EN(wr_en),

    .RD_EN(rd_en),

    .DOUT(dout),

    .FULL(full),

    .EMPTY(empty),

    .PROG_FULL(prog_full),

    .PROG_EMPTY(prog_empty),

    .BACKUP(),

    .BACKUP_MARKER(),

    .CLK(),

    .SRST(),

    .WR_RST(),

    .RD_RST(),

    .PROG_EMPTY_THRESH(),

    .PROG_EMPTY_THRESH_ASSERT(),

    .PROG_EMPTY_THRESH_NEGATE(),

    .PROG_FULL_THRESH(),

    .PROG_FULL_THRESH_ASSERT(),

    .PROG_FULL_THRESH_NEGATE(),

    .INT_CLK(),

    .INJECTDBITERR(),

    .INJECTSBITERR(),

    .ALMOST_FULL(),

    .WR_ACK(),

    .OVERFLOW(),

    .ALMOST_EMPTY(),

    .VALID(),

    .UNDERFLOW(),

    .DATA_COUNT(),

    .RD_DATA_COUNT(),

    .WR_DATA_COUNT(),

    .SBITERR(),

    .DBITERR(),

    .M_ACLK(),

    .S_ACLK(),

    .S_ARESETN(),

    .M_ACLK_EN(),

    .S_ACLK_EN(),

    .S_AXI_AWID(),

    .S_AXI_AWADDR(),

    .S_AXI_AWLEN(),

    .S_AXI_AWSIZE(),

    .S_AXI_AWBURST(),

    .S_AXI_AWLOCK(),

    .S_AXI_AWCACHE(),

    .S_AXI_AWPROT(),

    .S_AXI_AWQOS(),

    .S_AXI_AWREGION(),

    .S_AXI_AWUSER(),

    .S_AXI_AWVALID(),

    .S_AXI_AWREADY(),

    .S_AXI_WID(),

    .S_AXI_WDATA(),

    .S_AXI_WSTRB(),

    .S_AXI_WLAST(),

    .S_AXI_WUSER(),

    .S_AXI_WVALID(),

    .S_AXI_WREADY(),

    .S_AXI_BID(),

    .S_AXI_BRESP(),

    .S_AXI_BUSER(),

    .S_AXI_BVALID(),

    .S_AXI_BREADY(),

    .M_AXI_AWID(),

    .M_AXI_AWADDR(),

    .M_AXI_AWLEN(),

    .M_AXI_AWSIZE(),

    .M_AXI_AWBURST(),

    .M_AXI_AWLOCK(),

    .M_AXI_AWCACHE(),

    .M_AXI_AWPROT(),

    .M_AXI_AWQOS(),

    .M_AXI_AWREGION(),

    .M_AXI_AWUSER(),

    .M_AXI_AWVALID(),

    .M_AXI_AWREADY(),

    .M_AXI_WID(),

    .M_AXI_WDATA(),

    .M_AXI_WSTRB(),

    .M_AXI_WLAST(),

    .M_AXI_WUSER(),

    .M_AXI_WVALID(),

    .M_AXI_WREADY(),

    .M_AXI_BID(),

    .M_AXI_BRESP(),

    .M_AXI_BUSER(),

    .M_AXI_BVALID(),

    .M_AXI_BREADY(),

    .S_AXI_ARID(),

    .S_AXI_ARADDR(),

    .S_AXI_ARLEN(),

    .S_AXI_ARSIZE(),

    .S_AXI_ARBURST(),

    .S_AXI_ARLOCK(),

    .S_AXI_ARCACHE(),

    .S_AXI_ARPROT(),

    .S_AXI_ARQOS(),

    .S_AXI_ARREGION(),

    .S_AXI_ARUSER(),

    .S_AXI_ARVALID(),

    .S_AXI_ARREADY(),

    .S_AXI_RID(),

    .S_AXI_RDATA(),

    .S_AXI_RRESP(),

    .S_AXI_RLAST(),

    .S_AXI_RUSER(),

    .S_AXI_RVALID(),

    .S_AXI_RREADY(),

    .M_AXI_ARID(),

    .M_AXI_ARADDR(),

    .M_AXI_ARLEN(),

    .M_AXI_ARSIZE(),

    .M_AXI_ARBURST(),

    .M_AXI_ARLOCK(),

    .M_AXI_ARCACHE(),

    .M_AXI_ARPROT(),

    .M_AXI_ARQOS(),

    .M_AXI_ARREGION(),

    .M_AXI_ARUSER(),

    .M_AXI_ARVALID(),

    .M_AXI_ARREADY(),

    .M_AXI_RID(),

    .M_AXI_RDATA(),

    .M_AXI_RRESP(),

    .M_AXI_RLAST(),

    .M_AXI_RUSER(),

    .M_AXI_RVALID(),

    .M_AXI_RREADY(),

    .S_AXIS_TVALID(),

    .S_AXIS_TREADY(),

    .S_AXIS_TDATA(),

    .S_AXIS_TSTRB(),

    .S_AXIS_TKEEP(),

    .S_AXIS_TLAST(),

    .S_AXIS_TID(),

    .S_AXIS_TDEST(),

    .S_AXIS_TUSER(),

    .M_AXIS_TVALID(),

    .M_AXIS_TREADY(),

    .M_AXIS_TDATA(),

    .M_AXIS_TSTRB(),

    .M_AXIS_TKEEP(),

    .M_AXIS_TLAST(),

    .M_AXIS_TID(),

    .M_AXIS_TDEST(),

    .M_AXIS_TUSER(),

    .AXI_AW_INJECTSBITERR(),

    .AXI_AW_INJECTDBITERR(),

    .AXI_AW_PROG_FULL_THRESH(),

    .AXI_AW_PROG_EMPTY_THRESH(),

    .AXI_AW_DATA_COUNT(),

    .AXI_AW_WR_DATA_COUNT(),

    .AXI_AW_RD_DATA_COUNT(),

    .AXI_AW_SBITERR(),

    .AXI_AW_DBITERR(),

    .AXI_AW_OVERFLOW(),

    .AXI_AW_UNDERFLOW(),

    .AXI_W_INJECTSBITERR(),

    .AXI_W_INJECTDBITERR(),

    .AXI_W_PROG_FULL_THRESH(),

    .AXI_W_PROG_EMPTY_THRESH(),

    .AXI_W_DATA_COUNT(),

    .AXI_W_WR_DATA_COUNT(),

    .AXI_W_RD_DATA_COUNT(),

    .AXI_W_SBITERR(),

    .AXI_W_DBITERR(),

    .AXI_W_OVERFLOW(),

    .AXI_W_UNDERFLOW(),

    .AXI_B_INJECTSBITERR(),

    .AXI_B_INJECTDBITERR(),

    .AXI_B_PROG_FULL_THRESH(),

    .AXI_B_PROG_EMPTY_THRESH(),

    .AXI_B_DATA_COUNT(),

    .AXI_B_WR_DATA_COUNT(),

    .AXI_B_RD_DATA_COUNT(),

    .AXI_B_SBITERR(),

    .AXI_B_DBITERR(),

    .AXI_B_OVERFLOW(),

    .AXI_B_UNDERFLOW(),

    .AXI_AR_INJECTSBITERR(),

    .AXI_AR_INJECTDBITERR(),

    .AXI_AR_PROG_FULL_THRESH(),

    .AXI_AR_PROG_EMPTY_THRESH(),

    .AXI_AR_DATA_COUNT(),

    .AXI_AR_WR_DATA_COUNT(),

    .AXI_AR_RD_DATA_COUNT(),

    .AXI_AR_SBITERR(),

    .AXI_AR_DBITERR(),

    .AXI_AR_OVERFLOW(),

    .AXI_AR_UNDERFLOW(),

    .AXI_R_INJECTSBITERR(),

    .AXI_R_INJECTDBITERR(),

    .AXI_R_PROG_FULL_THRESH(),

    .AXI_R_PROG_EMPTY_THRESH(),

    .AXI_R_DATA_COUNT(),

    .AXI_R_WR_DATA_COUNT(),

    .AXI_R_RD_DATA_COUNT(),

    .AXI_R_SBITERR(),

    .AXI_R_DBITERR(),

    .AXI_R_OVERFLOW(),

    .AXI_R_UNDERFLOW(),

    .AXIS_INJECTSBITERR(),

    .AXIS_INJECTDBITERR(),

    .AXIS_PROG_FULL_THRESH(),

    .AXIS_PROG_EMPTY_THRESH(),

    .AXIS_DATA_COUNT(),

    .AXIS_WR_DATA_COUNT(),

    .AXIS_RD_DATA_COUNT(),

    .AXIS_SBITERR(),

    .AXIS_DBITERR(),

    .AXIS_OVERFLOW(),

    .AXIS_UNDERFLOW()

  );

// synthesis translate_on

endmodule