OpenCores
URL https://opencores.org/ocsvn/plb2wbbridge/plb2wbbridge/trunk

Subversion Repositories plb2wbbridge

[/] [plb2wbbridge/] [trunk/] [systems/] [test_system_sim/] [32bit_on_128bitPLB_asyn/] [system.mhs] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 feddischso 
 
2 
# ##############################################################################
3 
# Created by Base System Builder Wizard for Xilinx EDK 11.4 Build EDK_LS4.68
4 
# Fri Mar  5 18:02:26 2010
5 
# Target Board:  Xilinx Virtex 5 ML501 Evaluation Platform Rev 1
6 
# Family:    virtex5
7 
# Device:    xc5vlx50
8 
# Package:   ff676
9 
# Speed Grade:  -1
10 
# Processor number: 1
11 
# Processor 1: microblaze_0
12 
# System clock frequency: 125.0
13 
# Debug Interface: On-Chip HW Debug Module
14 
# ##############################################################################
15 
 PARAMETER VERSION = 2.1.0
16 
 
17 
 
18 
 PORT sys_clk_pin = clk_100MHz, DIR = I, SIGIS = CLK, CLK_FREQ = 100000000
19 
 PORT sys_rst_pin = sys_rst_s, DIR = I, SIGIS = RST, RST_POLARITY = 1
20 
 PORT to_synch_in_pin = synch_in, DIR = I, VEC = [0:31]
21 
 PORT from_synch_out_pin = synch_out, DIR = O, VEC = [0:31]
22 
 PORT wb_clk_pin = wb_clk, DIR = I, SIGIS = CLK
23 
 PORT wb_rst_pin = wb_rst, DIR = I, SIGIS = RST
24 
 
25 
 
26 
BEGIN plb_v46
27 
 PARAMETER INSTANCE = mb_plb
28 
 PARAMETER HW_VER = 1.04.a
29 
 PARAMETER C_EXT_RESET_HIGH = 1
30 
 PARAMETER C_DCR_INTFCE = 1
31 
 PARAMETER C_BASEADDR = 0b0000000000
32 
 PARAMETER C_HIGHADDR = 0b1111111111
33 
 PORT PLB_Clk = clk_100MHz
34 
 PORT SYS_Rst = sys_rst_s
35 
END
36 
 
37 
BEGIN plbv46_master_bfm
38 
 PARAMETER INSTANCE = plb_bfm_master_32
39 
 PARAMETER HW_VER = 1.00.a
40 
 PARAMETER PLB_MASTER_SIZE = 0b10
41 
 PARAMETER PLB_MASTER_NUM = 0b0000
42 
 PARAMETER C_MPLB_NATIVE_DWIDTH = 128
43 
 PARAMETER PLB_MASTER_ADDR_HI_0 = 0xffffffff
44 
 BUS_INTERFACE MPLB = mb_plb
45 
 PORT SYNCH_OUT = bfm_synch_out_0
46 
 PORT SYNCH_IN = synch_in
47 
END
48 
 
49 
BEGIN plbv46_master_bfm
50 
 PARAMETER INSTANCE = plb_bfm_master_64
51 
 PARAMETER HW_VER = 1.00.a
52 
 PARAMETER PLB_MASTER_ADDR_HI_0 = 0xffffffff
53 
 PARAMETER PLB_MASTER_SIZE = 0b10
54 
 PARAMETER PLB_MASTER_NUM = 0b0001
55 
 PARAMETER C_MPLB_NATIVE_DWIDTH = 128
56 
 BUS_INTERFACE MPLB = mb_plb
57 
 PORT SYNCH_OUT = bfm_synch_out_1
58 
 PORT SYNCH_IN = synch_in
59 
END
60 
 
61 
BEGIN plbv46_master_bfm
62 
 PARAMETER INSTANCE = plb_bfm_master_128
63 
 PARAMETER HW_VER = 1.00.a
64 
 PARAMETER PLB_MASTER_ADDR_HI_0 = 0xffffffff
65 
 PARAMETER C_MPLB_NATIVE_DWIDTH = 128
66 
 PARAMETER PLB_MASTER_NUM = 0b0010
67 
 BUS_INTERFACE MPLB = mb_plb
68 
 PORT SYNCH_OUT = bfm_synch_out_2
69 
 PORT SYNCH_IN = synch_in
70 
END
71 
 
72 
BEGIN plbv46_monitor_bfm
73 
 PARAMETER INSTANCE = plb_bfm_monitor
74 
 PARAMETER HW_VER = 1.00.a
75 
 BUS_INTERFACE MON_PLB = mb_plb
76 
 PORT SYNCH_OUT = bfm_synch_out_3
77 
 PORT SYNCH_IN = synch_in
78 
END
79 
 
80 
BEGIN plbv46_slave_bfm
81 
 PARAMETER INSTANCE = plb_bfm_slave
82 
 PARAMETER HW_VER = 1.00.a
83 
 PARAMETER PLB_SLAVE_ADDR_LO_0 = 0xF8000000
84 
 PARAMETER PLB_SLAVE_ADDR_HI_0 = 0xFFFFfFFF
85 
 PARAMETER C_SPLB_NATIVE_DWIDTH = 32
86 
 PARAMETER PLB_SLAVE_SIZE = 0b00
87 
 BUS_INTERFACE SPLB = mb_plb
88 
 PORT SYNCH_IN = synch_in
89 
 PORT SYNCH_OUT = bfm_synch_out_4
90 
END
91 
 
92 
BEGIN bfm_synch
93 
 PARAMETER INSTANCE = plb_bfm_synch
94 
 PARAMETER HW_VER = 1.00.a
95 
 PARAMETER C_NUM_SYNCH = 5
96 
 PORT TO_SYNCH_IN = synch_out
97 
 PORT FROM_SYNCH_OUT = bfm_synch_out_0 & bfm_synch_out_1 & bfm_synch_out_2 & bfm_synch_out_3 & bfm_synch_out_4
98 
END
99 
 
100 
BEGIN plb2wb_bridge
101 
 PARAMETER INSTANCE = plb2wb_bridge_0
102 
 PARAMETER HW_VER = 1.00.a
103 
 PARAMETER C_BASEADDR = 0xf0000000
104 
 PARAMETER C_HIGHADDR = 0xf7ffffff
105 
 PARAMETER WB_ADR_OFFSET = 0xf0000000
106 
 PARAMETER WB_ADR_OFFSET_NEG = 1
107 
 PARAMETER SYNCHRONY = false
108 
 PARAMETER WB_PIC_INTS = 1
109 
 BUS_INTERFACE SPLB = mb_plb
110 
 BUS_INTERFACE MWB = wb_conbus_0
111 
 PORT SPLB_Clk = clk_100MHz
112 
 PORT wb_clk_i = wb_clk
113 
 PORT wb_rst_i = wb_rst
114 
 PORT wb_pic_int_i = net_gnd
115 
END
116 
 
117 
BEGIN wb_conbus
118 
 PARAMETER INSTANCE = wb_conbus_0
119 
 PARAMETER HW_VER = 1.00.a
120 
 PARAMETER wb_s0_addr = 0x00
121 
 PARAMETER wb_s27_addr_w = 8
122 
 PARAMETER wb_s1_addr = 0x01
123 
 PARAMETER wb_s2_addr = 0x02
124 
 PARAMETER wb_s3_addr = 0x03
125 
 PARAMETER wb_s4_addr = 0x04
126 
 PARAMETER wb_s5_addr = 0x05
127 
 PARAMETER wb_s6_addr = 0x06
128 
 PARAMETER wb_s7_addr = 0x07
129 
 PARAMETER wb_s0_addr_w = 8
130 
 PARAMETER wb_s1_addr_w = 8
131 
 PORT wb_rst_i = wb_rst
132 
 PORT wb_clk_i = wb_clk
133 
END
134 
 
135 
BEGIN testram
136 
 PARAMETER INSTANCE = onchip_ram_0
137 
 PARAMETER HW_VER = 1.00.a
138 
 PARAMETER RD_DELAY = 0
139 
 PARAMETER WR_DELAY = 0
140 
 BUS_INTERFACE SWB = wb_conbus_0
141 
 PORT wb_rst_i = wb_rst
142 
 PORT wb_clk_i = wb_clk
143 
END
144 
 
145 
BEGIN testram
146 
 PARAMETER INSTANCE = onchip_ram_1
147 
 PARAMETER HW_VER = 1.00.a
148 
 PARAMETER RD_DELAY = 1
149 
 PARAMETER WR_DELAY = 1
150 
 BUS_INTERFACE SWB = wb_conbus_0
151 
 PORT wb_clk_i = wb_clk
152 
 PORT wb_rst_i = wb_rst
153 
END
154 
 
155 
BEGIN testram
156 
 PARAMETER INSTANCE = onchip_ram_2
157 
 PARAMETER HW_VER = 1.00.a
158 
 PARAMETER RD_DELAY = 3
159 
 PARAMETER WR_DELAY = 3
160 
 BUS_INTERFACE SWB = wb_conbus_0
161 
 PORT wb_clk_i = wb_clk
162 
 PORT wb_rst_i = wb_rst
163 
END
164 
 
165 
BEGIN testram
166 
 PARAMETER INSTANCE = onchip_ram_3
167 
 PARAMETER HW_VER = 1.00.a
168 
 PARAMETER RD_DELAY = 5
169 
 PARAMETER WR_DELAY = 5
170 
 BUS_INTERFACE SWB = wb_conbus_0
171 
 PORT wb_clk_i = wb_clk
172 
 PORT wb_rst_i = wb_rst
173 
END
174 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.