OpenCores
URL https://opencores.org/ocsvn/ps2_keyboard_interface/ps2_keyboard_interface/trunk

Subversion Repositories ps2_keyboard_interface

[/] [ps2_keyboard_interface/] [Keyboard_Controller_map.mrp] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 OmarMokhta
Release 12.3 Map M.70d (lin64)
2
Xilinx Mapping Report File for Design 'Keyboard_Controller'
3
 
4
Design Information
5
------------------
6
Command Line   : map -intstyle ise -p xc3s200-ft256-5 -cm area -ir off -pr off
7
-c 100 -o Keyboard_Controller_map.ncd Keyboard_Controller.ngd
8
Keyboard_Controller.pcf
9
Target Device  : xc3s200
10
Target Package : ft256
11
Target Speed   : -5
12
Mapper Version : spartan3 -- $Revision: 1.52 $
13
Mapped Date    : Fri Dec  3 00:08:20 2010
14
 
15
Design Summary
16
--------------
17
Number of errors:      0
18
Number of warnings:    0
19
Logic Utilization:
20
  Number of Slice Flip Flops:            58 out of   3,840    1%
21
  Number of 4 input LUTs:                32 out of   3,840    1%
22
Logic Distribution:
23
  Number of occupied Slices:             42 out of   1,920    2%
24
    Number of Slices containing only related logic:      42 out of      42 100%
25
    Number of Slices containing unrelated logic:          0 out of      42   0%
26
      *See NOTES below for an explanation of the effects of unrelated logic.
27
  Total Number of 4 input LUTs:          51 out of   3,840    1%
28
    Number used as logic:                30
29
    Number used as a route-thru:         19
30
    Number used as Shift registers:       2
31
 
32
  The Slice Logic Distribution report is not meaningful if the design is
33
  over-mapped for a non-slice resource or if Placement fails.
34
 
35
  Number of bonded IOBs:                 23 out of     173   13%
36
  Number of BUFGMUXs:                     2 out of       8   25%
37
 
38
Average Fanout of Non-Clock Nets:                2.32
39
 
40
Peak Memory Usage:  336 MB
41
Total REAL time to MAP completion:  1 secs
42
Total CPU time to MAP completion:   1 secs
43
 
44
NOTES:
45
 
46
   Related logic is defined as being logic that shares connectivity - e.g. two
47
   LUTs are "related" if they share common inputs.  When assembling slices,
48
   Map gives priority to combine logic that is related.  Doing so results in
49
   the best timing performance.
50
 
51
   Unrelated logic shares no connectivity.  Map will only begin packing
52
   unrelated logic into a slice once 99% of the slices are occupied through
53
   related logic packing.
54
 
55
   Note that once logic distribution reaches the 99% level through related
56
   logic packing, this does not mean the device is completely utilized.
57
   Unrelated logic packing will then begin, continuing until all usable LUTs
58
   and FFs are occupied.  Depending on your timing budget, increased levels of
59
   unrelated logic packing may adversely affect the overall timing performance
60
   of your design.
61
 
62
Table of Contents
63
-----------------
64
Section 1 - Errors
65
Section 2 - Warnings
66
Section 3 - Informational
67
Section 4 - Removed Logic Summary
68
Section 5 - Removed Logic
69
Section 6 - IOB Properties
70
Section 7 - RPMs
71
Section 8 - Guide Report
72
Section 9 - Area Group and Partition Summary
73
Section 10 - Timing Report
74
Section 11 - Configuration String Information
75
Section 12 - Control Set Information
76
Section 13 - Utilization by Hierarchy
77
 
78
Section 1 - Errors
79
------------------
80
 
81
Section 2 - Warnings
82
--------------------
83
 
84
Section 3 - Informational
85
-------------------------
86
INFO:MapLib:562 - No environment variables are currently set.
87
INFO:LIT:244 - All of the single ended outputs in this design are using slew
88
   rate limited output drivers. The delay on speed critical single ended outputs
89
   can be dramatically reduced by designating them as fast outputs.
90
 
91
Section 4 - Removed Logic Summary
92
---------------------------------
93
   4 block(s) optimized away
94
 
95
Section 5 - Removed Logic
96
-------------------------
97
 
98
Optimized Block(s):
99
TYPE            BLOCK
100
GND             XST_GND
101
VCC             XST_VCC
102
 
103
To enable printing of redundant blocks removed and signals merged, set the
104
detailed map report option and rerun map.
105
 
106
Section 6 - IOB Properties
107
--------------------------
108
 
109
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
110
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
111
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
112
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
113
| Clk                                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
114
| Clk2                               | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
115
| DataIn                             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
116
| Enables<0>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
117
| Enables<1>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
118
| Enables<2>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
119
| Enables<3>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
120
| Segments<0>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
121
| Segments<1>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
122
| Segments<2>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
123
| Segments<3>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
124
| Segments<4>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
125
| Segments<5>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
126
| Segments<6>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
127
| Segments<7>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
128
| pressed<0>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
129
| pressed<1>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
130
| pressed<2>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
131
| pressed<3>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
132
| pressed<4>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
133
| pressed<5>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
134
| pressed<6>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
135
| pressed<7>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
136
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
137
 
138
Section 7 - RPMs
139
----------------
140
 
141
Section 8 - Guide Report
142
------------------------
143
Guide not run on this design.
144
 
145
Section 9 - Area Group and Partition Summary
146
--------------------------------------------
147
 
148
Partition Implementation Status
149
-------------------------------
150
 
151
  No Partitions were found in this design.
152
 
153
-------------------------------
154
 
155
Area Group Information
156
----------------------
157
 
158
  No area groups were found in this design.
159
 
160
----------------------
161
 
162
Section 10 - Timing Report
163
--------------------------
164
This design was not run using timing mode.
165
 
166
Section 11 - Configuration String Details
167
-----------------------------------------
168
Use the "-detail" map option to print out Configuration Strings
169
 
170
Section 12 - Control Set Information
171
------------------------------------
172
No control set information for this architecture.
173
 
174
Section 13 - Utilization by Hierarchy
175
-------------------------------------
176
Use the "-detail" map option to print out the Utilization by Hierarchy section.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.