OpenCores
URL https://opencores.org/ocsvn/riscompatible/riscompatible/trunk

Subversion Repositories riscompatible

[/] [riscompatible/] [trunk/] [sim/] [modelsim/] [wave_riscompatible.do] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 borin
onerror {resume}
2
quietly WaveActivateNextPane {} 0
3
add wave -noupdate -divider {Basic Signals}
4
add wave -noupdate -format Logic /riscompatible_tb/reset_w
5
add wave -noupdate -format Logic /riscompatible_tb/clk_w
6
add wave -noupdate -format Logic /riscompatible_tb/riscompatible1/u_riscompatible_core/int_i
7
add wave -noupdate -format Logic /riscompatible_tb/riscompatible1/u_riscompatible_core/selectandcontrol1/p_select_and_control/intmask_v
8
add wave -noupdate -format Logic /riscompatible_tb/riscompatible1/u_riscompatible_core/selectandcontrol1/interruptenable_w
9
add wave -noupdate -format Logic /riscompatible_tb/riscompatible1/u_riscompatible_core/intack_o
10
add wave -noupdate -format Logic /riscompatible_tb/riscompatible1/u_riscompatible_core/selectandcontrol1/p_select_and_control/intack_v
11
add wave -noupdate -divider GPIO
12
add wave -noupdate -format Literal /riscompatible_tb/riscompatible1/outputports_o
13
add wave -noupdate -format Literal /riscompatible_tb/riscompatible1/inputports_i
14
add wave -noupdate -format Literal -radix hexadecimal /riscompatible_tb/riscompatible1/u_gpio/outputdata_o
15
add wave -noupdate -format Literal -radix hexadecimal /riscompatible_tb/riscompatible1/mspc_outputdata_w
16
add wave -noupdate -format Literal /riscompatible_tb/riscompatible1/dmem_address_w
17
add wave -noupdate -format Literal /riscompatible_tb/riscompatible1/u_gpio/outputports_o
18
add wave -noupdate -format Literal /riscompatible_tb/riscompatible1/u_gpio/inputports_i
19
add wave -noupdate -format Literal /riscompatible_tb/riscompatible1/u_gpio/address_i
20
add wave -noupdate -divider 
21
add wave -noupdate -format Logic /riscompatible_tb/riscompatible1/u_riscompatible_core/selectandcontrol1/ula_cy_o_i
22
add wave -noupdate -format Logic /riscompatible_tb/riscompatible1/u_riscompatible_core/selectandcontrol1/ula_ng_o_i
23
add wave -noupdate -format Logic /riscompatible_tb/riscompatible1/u_riscompatible_core/selectandcontrol1/ula_ov_o_i
24
add wave -noupdate -format Logic /riscompatible_tb/riscompatible1/u_riscompatible_core/selectandcontrol1/ula_zr_o_i
25
add wave -noupdate -format Literal -radix unsigned /riscompatible_tb/riscompatible1/u_riscompatible_core/selectandcontrol1/ula_function_o
26
add wave -noupdate -format Logic /riscompatible_tb/riscompatible1/u_riscompatible_core/selectandcontrol1/p_select_and_control/aps_v
27
add wave -noupdate -format Literal -radix hexadecimal /riscompatible_tb/riscompatible1/u_riscompatible_core/selectandcontrol1/psw_data_o
28
add wave -noupdate -format Logic /riscompatible_tb/riscompatible1/u_riscompatible_core/selectandcontrol1/psw_wen_o
29
add wave -noupdate -format Literal -label PSW -radix hexadecimal /riscompatible_tb/riscompatible1/u_riscompatible_core/psw1/data_o
30
add wave -noupdate -format Literal /riscompatible_tb/riscompatible1/u_riscompatible_core/selectandcontrol1/p_select_and_control/phase_v
31
add wave -noupdate -format Literal -label PC -radix hexadecimal /riscompatible_tb/riscompatible1/u_riscompatible_core/pc1/data_o
32
add wave -noupdate -format Literal -radix unsigned /riscompatible_tb/riscompatible1/u_riscompatible_core/selectandcontrol1/pc_data_i
33
add wave -noupdate -format Literal -radix hexadecimal /riscompatible_tb/riscompatible1/u_riscompatible_core/selectandcontrol1/pmem_outputdata_i
34
add wave -noupdate -format Literal -radix unsigned /riscompatible_tb/riscompatible1/pmem_address_w
35
add wave -noupdate -format Literal -radix unsigned /riscompatible_tb/riscompatible1/u_data_memory/outputdata_o
36
add wave -noupdate -format Literal /riscompatible_tb/riscompatible1/u_riscompatible_core/selectandcontrol1/p_select_and_control/t1_t0_v
37
add wave -noupdate -format Literal /riscompatible_tb/riscompatible1/u_riscompatible_core/selectandcontrol1/p_select_and_control/c4_c0_v
38
add wave -noupdate -format Literal -radix unsigned /riscompatible_tb/riscompatible1/u_riscompatible_core/selectandcontrol1/p_select_and_control/f1_f0_ss2_v
39
add wave -noupdate -format Literal -radix unsigned /riscompatible_tb/riscompatible1/u_riscompatible_core/selectandcontrol1/p_select_and_control/dst_v
40
add wave -noupdate -format Literal -radix unsigned /riscompatible_tb/riscompatible1/u_riscompatible_core/selectandcontrol1/p_select_and_control/ft1_v
41
add wave -noupdate -format Literal -radix unsigned /riscompatible_tb/riscompatible1/u_riscompatible_core/selectandcontrol1/p_select_and_control/ft2_v
42
add wave -noupdate -format Logic /riscompatible_tb/riscompatible1/u_riscompatible_core/selectandcontrol1/p_select_and_control/condition_v
43
add wave -noupdate -format Logic /riscompatible_tb/riscompatible1/u_riscompatible_core/registerbank1/enable_i
44
add wave -noupdate -format Logic /riscompatible_tb/riscompatible1/u_riscompatible_core/registerbank1/write_i
45
add wave -noupdate -format Literal /riscompatible_tb/riscompatible1/u_riscompatible_core/selectandcontrol1/p_select_and_control/phase_v
46
add wave -noupdate -format Literal -radix unsigned /riscompatible_tb/riscompatible1/u_riscompatible_core/selectandcontrol1/regbnk_register1_o
47
add wave -noupdate -format Literal -radix unsigned /riscompatible_tb/riscompatible1/u_riscompatible_core/selectandcontrol1/regbnk_register2_o
48
add wave -noupdate -format Literal -radix unsigned /riscompatible_tb/riscompatible1/u_riscompatible_core/registerbank1/register1_i
49
add wave -noupdate -format Literal -radix unsigned /riscompatible_tb/riscompatible1/u_riscompatible_core/registerbank1/register2_i
50
add wave -noupdate -format Literal -radix unsigned /riscompatible_tb/riscompatible1/u_riscompatible_core/registerbank1/ft1outputdata_o
51
add wave -noupdate -format Literal -radix unsigned /riscompatible_tb/riscompatible1/u_riscompatible_core/registerbank1/ft2outputdata_o
52
add wave -noupdate -format Logic /riscompatible_tb/riscompatible1/u_riscompatible_core/selectandcontrol1/rda_wen_o
53
add wave -noupdate -format Literal -radix unsigned /riscompatible_tb/riscompatible1/u_riscompatible_core/selectandcontrol1/rua_data_o
54
add wave -noupdate -format Logic /riscompatible_tb/riscompatible1/u_riscompatible_core/selectandcontrol1/rdb_wen_o
55
add wave -noupdate -format Literal -radix unsigned /riscompatible_tb/riscompatible1/u_riscompatible_core/selectandcontrol1/rub_data_o
56
add wave -noupdate -format Literal -label RUA -radix hexadecimal /riscompatible_tb/riscompatible1/u_riscompatible_core/rua1/data_o
57
add wave -noupdate -format Literal -label RUB -radix hexadecimal /riscompatible_tb/riscompatible1/u_riscompatible_core/rub1/data_o
58
add wave -noupdate -format Literal -radix unsigned /riscompatible_tb/riscompatible1/u_riscompatible_core/selectandcontrol1/pc_data_o
59
add wave -noupdate -format Logic /riscompatible_tb/riscompatible1/u_riscompatible_core/selectandcontrol1/pc_wen_o
60
add wave -noupdate -divider ULA
61
add wave -noupdate -format Literal -radix hexadecimal /riscompatible_tb/riscompatible1/u_riscompatible_core/ula1/source1_i
62
add wave -noupdate -format Literal -radix hexadecimal /riscompatible_tb/riscompatible1/u_riscompatible_core/ula1/source2_i
63
add wave -noupdate -format Literal -radix unsigned /riscompatible_tb/riscompatible1/u_riscompatible_core/ula1/function_i
64
add wave -noupdate -format Literal -radix hexadecimal /riscompatible_tb/riscompatible1/u_riscompatible_core/ula1/output_o
65
add wave -noupdate -divider UD
66
add wave -noupdate -format Literal -radix unsigned /riscompatible_tb/riscompatible1/u_riscompatible_core/ud1/inputdata_i
67
add wave -noupdate -format Literal -radix unsigned /riscompatible_tb/riscompatible1/u_riscompatible_core/ud1/shiftamount_i
68
add wave -noupdate -format Literal -radix unsigned /riscompatible_tb/riscompatible1/u_riscompatible_core/ud1/function_i
69
add wave -noupdate -format Literal -radix unsigned /riscompatible_tb/riscompatible1/u_riscompatible_core/ud1/outputdata_o
70
add wave -noupdate -divider DMEM
71
add wave -noupdate -format Literal /riscompatible_tb/riscompatible1/u_riscompatible_core/selectandcontrol1/dmem_address_w
72
add wave -noupdate -format Literal -radix unsigned /riscompatible_tb/riscompatible1/u_data_memory/address_i
73
add wave -noupdate -format Literal -radix unsigned /riscompatible_tb/riscompatible1/u_data_memory/inputdata_i
74
add wave -noupdate -format Literal -radix unsigned /riscompatible_tb/riscompatible1/u_data_memory/outputdata_o
75
add wave -noupdate -format Logic /riscompatible_tb/riscompatible1/u_data_memory/write_i
76
add wave -noupdate -divider RegBank
77
add wave -noupdate -format Literal -radix unsigned /riscompatible_tb/riscompatible1/u_riscompatible_core/registerbank1/register1_i
78
add wave -noupdate -format Literal -radix unsigned /riscompatible_tb/riscompatible1/u_riscompatible_core/registerbank1/register2_i
79
add wave -noupdate -format Literal -radix unsigned /riscompatible_tb/riscompatible1/u_riscompatible_core/registerbank1/registerw_i
80
add wave -noupdate -format Literal -radix unsigned /riscompatible_tb/riscompatible1/u_riscompatible_core/registerbank1/inputdata_i
81
add wave -noupdate -format Logic /riscompatible_tb/riscompatible1/u_riscompatible_core/registerbank1/write_i
82
add wave -noupdate -format Logic /riscompatible_tb/riscompatible1/u_riscompatible_core/registerbank1/enable_i
83
add wave -noupdate -divider Debug
84
add wave -noupdate -format Literal /riscompatible_tb/riscompatible1/u_riscompatible_core/selectandcontrol1/p_select_and_control/phase_v
85
add wave -noupdate -format Literal -radix unsigned /riscompatible_tb/riscompatible1/u_riscompatible_core/selectandcontrol1/pmem_address_o
86
add wave -noupdate -format Literal -radix hexadecimal /riscompatible_tb/riscompatible1/u_riscompatible_core/selectandcontrol1/pmem_outputdata_i
87
add wave -noupdate -format Literal /riscompatible_tb/riscompatible1/u_riscompatible_core/selectandcontrol1/p_select_and_control/t1_t0_v
88
add wave -noupdate -format Literal /riscompatible_tb/riscompatible1/u_riscompatible_core/selectandcontrol1/p_select_and_control/c4_c0_v
89
add wave -noupdate -format Literal /riscompatible_tb/riscompatible1/u_riscompatible_core/selectandcontrol1/p_select_and_control/f1_f0_ss2_v
90
add wave -noupdate -format Literal -radix unsigned /riscompatible_tb/riscompatible1/u_riscompatible_core/selectandcontrol1/p_select_and_control/ft1_v
91
add wave -noupdate -format Literal -radix decimal /riscompatible_tb/riscompatible1/u_riscompatible_core/selectandcontrol1/p_select_and_control/kp_v
92
add wave -noupdate -format Literal -radix decimal /riscompatible_tb/riscompatible1/u_riscompatible_core/regbkn_ft1_outputdatai_w
93
add wave -noupdate -format Literal -radix decimal /riscompatible_tb/riscompatible1/u_riscompatible_core/regbkn_ft2_outputdatai_w
94
add wave -noupdate -format Logic /riscompatible_tb/riscompatible1/u_riscompatible_core/selectandcontrol1/ula_cy_o_i
95
add wave -noupdate -format Logic /riscompatible_tb/riscompatible1/u_riscompatible_core/selectandcontrol1/ula_ng_o_i
96
add wave -noupdate -format Logic /riscompatible_tb/riscompatible1/u_riscompatible_core/selectandcontrol1/ula_ov_o_i
97
add wave -noupdate -format Logic /riscompatible_tb/riscompatible1/u_riscompatible_core/selectandcontrol1/ula_zr_o_i
98
add wave -noupdate -format Logic /riscompatible_tb/riscompatible1/u_riscompatible_core/selectandcontrol1/p_select_and_control/condition_v
99
add wave -noupdate -divider Controle
100
add wave -noupdate -format Logic /riscompatible_tb/riscompatible1/u_riscompatible_core/selectandcontrol1/dmem_write_o
101
add wave -noupdate -format Literal -radix unsigned /riscompatible_tb/riscompatible1/dmem_address_w
102
add wave -noupdate -format Literal -radix hexadecimal /riscompatible_tb/riscompatible1/u_riscompatible_core/selectandcontrol1/dmem_inputdata_o
103
add wave -noupdate -format Literal -radix hexadecimal /riscompatible_tb/riscompatible1/u_riscompatible_core/selectandcontrol1/dmem_outputdata_i
104
add wave -noupdate -format Literal -radix unsigned /riscompatible_tb/riscompatible1/u_riscompatible_core/selectandcontrol1/pmem_address_o
105
add wave -noupdate -format Literal -radix hexadecimal /riscompatible_tb/riscompatible1/u_program_memory/outputdata_o
106
add wave -noupdate -format Literal /riscompatible_tb/riscompatible1/u_riscompatible_core/selectandcontrol1/p_select_and_control/phase_v
107
add wave -noupdate -format Literal /riscompatible_tb/riscompatible1/u_riscompatible_core/selectandcontrol1/p_select_and_control/t1_t0_v
108
add wave -noupdate -format Literal /riscompatible_tb/riscompatible1/u_riscompatible_core/selectandcontrol1/p_select_and_control/c4_c0_v
109
add wave -noupdate -format Literal /riscompatible_tb/riscompatible1/u_riscompatible_core/selectandcontrol1/p_select_and_control/f1_f0_ss2_v
110
add wave -noupdate -format Literal /riscompatible_tb/riscompatible1/u_riscompatible_core/selectandcontrol1/p_select_and_control/ft1_v
111
add wave -noupdate -format Literal /riscompatible_tb/riscompatible1/u_riscompatible_core/selectandcontrol1/p_select_and_control/ft2_v
112
add wave -noupdate -format Literal /riscompatible_tb/riscompatible1/u_riscompatible_core/selectandcontrol1/p_select_and_control/kp_v
113
add wave -noupdate -format Literal -radix unsigned /riscompatible_tb/riscompatible1/u_riscompatible_core/selectandcontrol1/p_select_and_control/dst_v
114
add wave -noupdate -format Literal /riscompatible_tb/riscompatible1/u_riscompatible_core/selectandcontrol1/ula_function_o
115
add wave -noupdate -format Literal -radix unsigned /riscompatible_tb/riscompatible1/u_riscompatible_core/selectandcontrol1/ula_output_i
116
add wave -noupdate -format Literal -radix hexadecimal /riscompatible_tb/riscompatible1/u_riscompatible_core/selectandcontrol1/psw_data_o
117
add wave -noupdate -format Literal -label RUA.data_o -radix hexadecimal /riscompatible_tb/riscompatible1/u_riscompatible_core/rua_w.data_o
118
add wave -noupdate -format Literal -label RUB.data_o -radix hexadecimal /riscompatible_tb/riscompatible1/u_riscompatible_core/rub_w.data_o
119
add wave -noupdate -format Literal -label data_o -radix unsigned /riscompatible_tb/riscompatible1/u_riscompatible_core/pc_w.data_o
120
add wave -noupdate -divider RegisterBank
121
add wave -noupdate -format Literal -radix unsigned /riscompatible_tb/riscompatible1/u_riscompatible_core/registerbank1/register1_i
122
add wave -noupdate -format Literal -radix unsigned /riscompatible_tb/riscompatible1/u_riscompatible_core/registerbank1/register2_i
123
add wave -noupdate -format Literal -radix hexadecimal -expand /riscompatible_tb/riscompatible1/u_riscompatible_core/registerbank1/memory
124
add wave -noupdate -format Literal -radix hexadecimal /riscompatible_tb/riscompatible1/u_riscompatible_core/registerbank1/ft1outputdata_o
125
add wave -noupdate -format Literal -radix hexadecimal /riscompatible_tb/riscompatible1/u_riscompatible_core/registerbank1/ft2outputdata_o
126
add wave -noupdate -divider {Registers & Flags}
127
add wave -noupdate -format Literal -expand /riscompatible_tb/riscompatible1/u_riscompatible_core/psw_w
128
add wave -noupdate -format Literal /riscompatible_tb/riscompatible1/u_riscompatible_core/rda_w
129
add wave -noupdate -format Literal /riscompatible_tb/riscompatible1/u_riscompatible_core/rdb_w
130
add wave -noupdate -format Literal -expand /riscompatible_tb/riscompatible1/u_riscompatible_core/rua_w
131
add wave -noupdate -format Literal -expand /riscompatible_tb/riscompatible1/u_riscompatible_core/rub_w
132
add wave -noupdate -format Literal -radix unsigned -expand /riscompatible_tb/riscompatible1/u_riscompatible_core/pc_w
133
add wave -noupdate -format Literal /riscompatible_tb/riscompatible1/u_riscompatible_core/selectandcontrol1/p_select_and_control/phase_v
134
add wave -noupdate -divider Memories
135
add wave -noupdate -format Literal -label {Program Memory} -radix hexadecimal /riscompatible_tb/riscompatible1/u_program_memory/memory
136
add wave -noupdate -format Literal -label {Data Memory} -radix hexadecimal -expand /riscompatible_tb/riscompatible1/u_data_memory/memory
137
add wave -noupdate -divider ULA
138
add wave -noupdate -format Literal -radix decimal /riscompatible_tb/riscompatible1/u_riscompatible_core/ula1/source1_i
139
add wave -noupdate -format Literal -radix decimal /riscompatible_tb/riscompatible1/u_riscompatible_core/ula1/source2_i
140
add wave -noupdate -format Literal -radix decimal /riscompatible_tb/riscompatible1/u_riscompatible_core/ula1/output_o
141
add wave -noupdate -format Literal /riscompatible_tb/riscompatible1/u_riscompatible_core/ula1/function_i
142
add wave -noupdate -format Logic /riscompatible_tb/riscompatible1/u_riscompatible_core/ula1/ng_o
143
add wave -noupdate -format Logic /riscompatible_tb/riscompatible1/u_riscompatible_core/ula1/zr_o
144
add wave -noupdate -format Logic /riscompatible_tb/riscompatible1/u_riscompatible_core/ula1/ov_o
145
add wave -noupdate -format Logic /riscompatible_tb/riscompatible1/u_riscompatible_core/ula1/cy_o
146
add wave -noupdate -format Logic /riscompatible_tb/riscompatible1/u_riscompatible_core/ula1/cy_i
147
add wave -noupdate -divider UD
148
add wave -noupdate -format Literal /riscompatible_tb/riscompatible1/u_riscompatible_core/ud1/outputdata_o
149
add wave -noupdate -format Literal /riscompatible_tb/riscompatible1/u_riscompatible_core/ud1/function_i
150
add wave -noupdate -format Literal /riscompatible_tb/riscompatible1/u_riscompatible_core/ud1/outputdata_w
151
add wave -noupdate -format Logic /riscompatible_tb/riscompatible1/u_riscompatible_core/ud1/cy_o
152
add wave -noupdate -format Logic /riscompatible_tb/riscompatible1/u_riscompatible_core/ud1/cy_i
153
add wave -noupdate -format Literal /riscompatible_tb/riscompatible1/u_riscompatible_core/ud1/shiftamount_i
154
add wave -noupdate -format Literal /riscompatible_tb/riscompatible1/u_riscompatible_core/ud1/inputdata_i
155
TreeUpdate [SetDefaultTree]
156
WaveRestoreCursors {{R8 = R2 and R3} {1120 ns} 1} {{Cursor 8} {1460 ns} 1} {{Cursor 3} {1534 ns} 0}
157
configure wave -namecolwidth 197
158
configure wave -valuecolwidth 100
159
configure wave -justifyvalue left
160
configure wave -signalnamewidth 1
161
configure wave -snapdistance 10
162
configure wave -datasetprefix 0
163
configure wave -rowmargin 4
164
configure wave -childrowmargin 2
165
configure wave -gridoffset 0
166
configure wave -gridperiod 1
167
configure wave -griddelta 40
168
configure wave -timeline 0
169
configure wave -timelineunits ns
170
update
171
WaveRestoreZoom {1319 ns} {1721 ns}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.