URL
https://opencores.org/ocsvn/single-14-segment-display-driver-w-decoder/single-14-segment-display-driver-w-decoder/trunk
Details |
Compare with Previous |
View Log
Line No. |
Rev |
Author |
Line |
1 |
6 |
liubenoff |
\hypertarget{classtb_1_1test}{}\section{test Architecture Reference}
|
2 |
|
|
\label{classtb_1_1test}\index{test@{test}}
|
3 |
|
|
\subsection*{Processes}
|
4 |
|
|
\begin{DoxyCompactItemize}
|
5 |
|
|
\item
|
6 |
|
|
\mbox{\Hypertarget{classtb_1_1test_aed1460bea841625ed713788c30ae3e33}\label{classtb_1_1test_aed1460bea841625ed713788c30ae3e33}}
|
7 |
|
|
\hyperlink{classtb_1_1test_aed1460bea841625ed713788c30ae3e33}{P\+R\+O\+C\+E\+S\+S\+\_\+0}{\bfseries ( )}
|
8 |
|
|
\end{DoxyCompactItemize}
|
9 |
|
|
\subsection*{Components}
|
10 |
|
|
\begin{DoxyCompactItemize}
|
11 |
|
|
\item
|
12 |
10 |
liubenoff |
\mbox{\Hypertarget{classtb_1_1test_afb5a01af06a1be9cd854e192b342ba0e}\label{classtb_1_1test_afb5a01af06a1be9cd854e192b342ba0e}}
|
13 |
|
|
\hyperlink{classtb_1_1test_afb5a01af06a1be9cd854e192b342ba0e}{decoder\+\_\+table\+\_\+dist\+\_\+rom} {\bfseries }
|
14 |
6 |
liubenoff |
\end{DoxyCompactItemize}
|
15 |
|
|
\subsection*{Signals}
|
16 |
|
|
\begin{DoxyCompactItemize}
|
17 |
|
|
\item
|
18 |
|
|
\mbox{\Hypertarget{classtb_1_1test_a0a0ab64c112c667e107064548bef27b0}\label{classtb_1_1test_a0a0ab64c112c667e107064548bef27b0}}
|
19 |
|
|
\hyperlink{classtb_1_1test_a0a0ab64c112c667e107064548bef27b0}{Address} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}
|
20 |
|
|
\item
|
21 |
|
|
\mbox{\Hypertarget{classtb_1_1test_ac142ba3fd33d41ec006fb41f6b872e2f}\label{classtb_1_1test_ac142ba3fd33d41ec006fb41f6b872e2f}}
|
22 |
|
|
\hyperlink{classtb_1_1test_ac142ba3fd33d41ec006fb41f6b872e2f}{Q} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{13} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}
|
23 |
|
|
\end{DoxyCompactItemize}
|
24 |
|
|
\subsection*{Instantiations}
|
25 |
|
|
\begin{DoxyCompactItemize}
|
26 |
|
|
\item
|
27 |
|
|
\mbox{\Hypertarget{classtb_1_1test_a8026a39c502750413402a90d9d8bae3c}\label{classtb_1_1test_a8026a39c502750413402a90d9d8bae3c}}
|
28 |
10 |
liubenoff |
\hyperlink{classtb_1_1test_a8026a39c502750413402a90d9d8bae3c}{u1} {\bfseries decoder\+\_\+table\+\_\+dist\+\_\+rom}
|
29 |
6 |
liubenoff |
\end{DoxyCompactItemize}
|
30 |
|
|
|
31 |
|
|
|
32 |
|
|
The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
|
33 |
|
|
\item
|
34 |
10 |
liubenoff |
C\+:/\+Projects/single-\/14-\/segment-\/display-\/driver-\/w-\/decoder/\+Project/\+Sources/\+Decoding\+\_\+\+Table/\+R\+O\+M\+\_\+\+A\+S\+C\+I\+I\+\_\+\+Decoder/decoder\+\_\+table\+\_\+dist\+\_\+rom\+\_\+impl/decoder\+\_\+table\+\_\+dist\+\_\+rom/tb\+\_\+decoder\+\_\+table\+\_\+dist\+\_\+rom\+\_\+tmpl.\+vhd\end{DoxyCompactItemize}
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.