OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [digilentinc.com/] [Nexys2/] [ip/] [jtag/] [rtl/] [xml/] [cde_jtag_tap.xml] - Blame information for rev 135

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 131 jt_eaton
2
30 135 jt_eaton
31
xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"
32 131 jt_eaton
xmlns:socgen="http://opencores.org"
33
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
34 135 jt_eaton
xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014
35
http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">
36 131 jt_eaton
 
37 135 jt_eaton
digilentinc.com
38
Nexys2
39
jtag
40
tap
41 131 jt_eaton
 
42
 
43
 
44
 
45
 
46
 
47 135 jt_eaton
48 131 jt_eaton
 
49
 
50 135 jt_eaton
   
51
      fs-syn
52 131 jt_eaton
 
53
 
54
 
55 135 jt_eaton
      
56
        dest_dir
57
        ../verilog/syn/
58
        verilogSource
59
        libraryDir
60
      
61 131 jt_eaton
 
62
 
63
 
64
 
65
 
66
 
67 135 jt_eaton
   
68 131 jt_eaton
 
69 135 jt_eaton
70 131 jt_eaton
 
71
 
72
 
73
 
74
 
75
 
76
 
77
 
78
 
79
 
80
 
81 135 jt_eaton
82
       
83 131 jt_eaton
 
84 135 jt_eaton
              
85
              syn:*Synthesis:*
86 131 jt_eaton
 
87 135 jt_eaton
              Verilog
88
              
89
                     
90
                            fs-syn
91
                     
92
              
93 131 jt_eaton
 
94 135 jt_eaton
      
95 131 jt_eaton
 
96
 
97
 
98
 
99
 
100
 
101 135 jt_eaton
102 131 jt_eaton
 
103
 
104
 
105
 
106 135 jt_eaton

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.