OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [Mos6502/] [ip/] [T6502/] [sim/] [testbenches/] [verilog/] [sram.load] - Blame information for rev 135

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 135 jt_eaton
parameter PREFIX ="../../../../../../../code/";
2 131 jt_eaton
 
3
initial
4
  begin
5
   if( STARTUP       != "NONE") begin $readmemh({PREFIX,STARTUP}      , dut.io_module.vga.vga_char_ctrl.char_ram.mem );end
6 134 jt_eaton
   if( FONT          != "NONE") begin $readmemh({PREFIX,FONT}         , dut.io_module.vga.vga_char_ctrl.char_gen_rom.mem );end
7 131 jt_eaton
   if( PROG_ROM_FILE != "NONE") begin $readmemh({PREFIX,PROG_ROM_FILE}, dut.cpu.prog_rom.mem );end
8
   if( PROG_ROM_FILE != "NONE") begin $readmemh({PREFIX,PROG_ROM_FILE}, dut.sh_prog_rom.mem );end
9
   if(      ROM_FILE != "NONE") begin $readmemh({PREFIX,ROM_FILE}     , dut.boot_rom.mem );end
10
  end

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.