URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [adv_debug_sys/] [Hardware/] [adv_dbg_if/] [sim/] [testbenches/] [xml/] [adv_dbg_if_jfifo_lint.xml] - Blame information for rev 135

Details | Compare with Previous | View Log





xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"
xmlns:socgen="http://opencores.org"
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014
http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">
 
opencores.org
adv_debug_sys
adv_dbg_if
jfifo_lint
 
 
 
 
 
 
 

 
 
     
 
              
              Dut
              
              
                                   ipxact:library="adv_debug_sys"
                                   ipxact:name="adv_dbg_if"
                                   ipxact:version="jfifo_dut.params"/>
              
              
 
              
              lint
              :*Lint:*
              Verilog
              fs-lint
              
 
              
              rtl_check
              
              
                                   ipxact:library="Testbench"
                                   ipxact:name="toolflow"
                                   ipxact:version="rtl_check"/>
              
              
 
      
 
 

 
 

 
   
      fs-lint
 
      
        
        ../verilog/lint/adv_dbg_if_jfifo_lint
        verilogSource
        module
      
 
    
 

 

 
 
 
 
 
 

Line No.	Rev	Author	Line
1	131	jt_eaton
2
30	135	jt_eaton
31			`xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"`
32	131	jt_eaton	`xmlns:socgen="http://opencores.org"`
33			`xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"`
34	135	jt_eaton	`xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014`
35			`http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">`
36	131	jt_eaton
37	135	jt_eaton	`opencores.org`
38			`adv_debug_sys`
39			`adv_dbg_if`
40			`jfifo_lint`
41	131	jt_eaton
42	133	jt_eaton
43
44
45
46
47
48	135	jt_eaton
49	131	jt_eaton
50
51	135	jt_eaton
52	131	jt_eaton
53	135	jt_eaton
54			`Dut`
55
56
57			`ipxact:library="adv_debug_sys"`
58			`ipxact:name="adv_dbg_if"`
59			`ipxact:version="jfifo_dut.params"/>`
60
61
62	131	jt_eaton
63	135	jt_eaton
64			`lint`
65			`:Lint:`
66			`Verilog`
67			`fs-lint`
68
69	131	jt_eaton
70	135	jt_eaton
71			`rtl_check`
72
73
74			`ipxact:library="Testbench"`
75			`ipxact:name="toolflow"`
76			`ipxact:version="rtl_check"/>`
77
78
79	131	jt_eaton
80	135	jt_eaton
81	131	jt_eaton
82
83	135	jt_eaton
84	131	jt_eaton
85
86	135	jt_eaton
87	131	jt_eaton
88	135	jt_eaton
89			`fs-lint`
90	131	jt_eaton
91	135	jt_eaton
92
93			`../verilog/lint/adv_dbg_if_jfifo_lint`
94			`verilogSource`
95			`module`
96
97	131	jt_eaton
98	135	jt_eaton
99	131	jt_eaton
100	135	jt_eaton
101	131	jt_eaton
102	135	jt_eaton
103	131	jt_eaton
104
105
106
107
108

Browse

Tools

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [adv_debug_sys/] [Hardware/] [adv_dbg_if/] [sim/] [testbenches/] [xml/] [adv_dbg_if_jfifo_lint.xml] - Blame information for rev 135