OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [fpgas/] [ip/] [Nexys2_T6502/] [syn/] [chips/] [xml/] [Nexys2_T6502_chip.xml] - Blame information for rev 135

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 131 jt_eaton
2
30 135 jt_eaton
31
xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"
32 131 jt_eaton
xmlns:socgen="http://opencores.org"
33
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
34 135 jt_eaton
xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014
35
http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">
36
opencores.org
37
fpgas
38
Nexys2_T6502
39
chip
40 131 jt_eaton
 
41
 
42
 
43 135 jt_eaton
  
44 131 jt_eaton
 
45 135 jt_eaton
    
46
      fs-syn
47 131 jt_eaton
 
48 135 jt_eaton
      
49
        
50
        ../verilog/copyright.v
51
        verilogSource
52
        include
53
      
54 131 jt_eaton
 
55 135 jt_eaton
      
56
        
57
        ../verilog/sram.load
58
        verilogSource
59
        fragment
60
      
61 131 jt_eaton
 
62 135 jt_eaton
    
63 131 jt_eaton
 
64 135 jt_eaton
  
65 131 jt_eaton
 
66 135 jt_eaton
67 131 jt_eaton
 
68
 
69 135 jt_eaton
  
70 131 jt_eaton
 
71 135 jt_eaton
    
72
    syn:*Synthesis:*
73
    Verilog
74
    
75
    
76 131 jt_eaton
 
77
 
78 135 jt_eaton
 
79 131 jt_eaton
 
80
 
81
 
82
 
83 135 jt_eaton
84 131 jt_eaton
 
85
 
86
 
87 135 jt_eaton
88 131 jt_eaton
 
89
 
90
 
91
 
92
 
93
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.