OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [io/] [ip/] [io_ext_mem_interface/] [componentCfg.xml] - Blame information for rev 135

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 131 jt_eaton
2
5
6 135 jt_eaton
xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"
7 131 jt_eaton
xmlns:socgen="http://opencores.org"
8
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
9
 
10
opencores.org
11
io
12
io_ext_mem_interface
13
 
14
 
15
2
16
_
17
_
18
_
19
VARIANT
20 135 jt_eaton
21
  
22
   TestBenches
23
   sim
24
   testbenches
25
   testbench
26
   version
27
  
28
  
29
   Fpgas
30
   syn
31
   ise
32
   chip
33
   variant
34
  
35
36 131 jt_eaton
 
37 135 jt_eaton
 
38
 
39 131 jt_eaton
40
 
41
/doc
42
 
43
44
 
45
 
46 133 jt_eaton
47 131 jt_eaton
 
48 133 jt_eaton
          
49
            default
50 134 jt_eaton
            def
51 133 jt_eaton
            
52
            BASE_ADDR4'h0
53
            BASE_WIDTH4
54
            ADDR_WIDTH8
55
            MEM_WIDTH23
56
            MEM_FRAME10
57
           
58
          
59 131 jt_eaton
 
60 133 jt_eaton
 
61 131 jt_eaton
 
62
 
63 133 jt_eaton
 
64 131 jt_eaton
65
 
66
 
67
io_ext_mem_interface/sim
68
 
69
 
70
 
71
 
72
73
 
74
 
75
 
76
 
77
 
78
79
io_ext_mem_interface_def_lint
80
def_lint
81 134 jt_eaton
 
82 131 jt_eaton
83
  rtl_check
84
85
86
 
87
 
88
 
89
 
90
 
91
92
 
93
 
94
 
95
 
96
 
97
 
98
99
100
default
101
io_ext_mem_interface_def_lint
102
103
104
 
105
 
106
 
107
 
108
 
109
 
110
 
111
112
 
113
 
114
 
115

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.