OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [io/] [ip/] [io_module/] [sim/] [testbenches/] [verilog/] [sram.load] - Blame information for rev 135

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 135 jt_eaton
parameter PREFIX ="../../../../../../../code/";
2 131 jt_eaton
initial
3
 begin
4
  if( STARTUP != "NONE") begin $readmemh ( {PREFIX,STARTUP}, dut.vga.vga_char_ctrl.char_ram.mem ); end
5 134 jt_eaton
  if( FONT    != "NONE") begin $readmemh ( {PREFIX,FONT}   , dut.vga.vga_char_ctrl.char_gen_rom.mem); end
6 131 jt_eaton
 end

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.