OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [io/] [ip/] [io_timer/] [sim/] [testbenches/] [xml/] [io_timer_def_lint.xml] - Blame information for rev 135

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 131 jt_eaton
2
30 135 jt_eaton
31
xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"
32 131 jt_eaton
xmlns:socgen="http://opencores.org"
33
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
34 135 jt_eaton
xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014
35
http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">
36 131 jt_eaton
 
37 135 jt_eaton
opencores.org
38
io
39
io_timer
40
def_lint
41 131 jt_eaton
 
42
 
43
 
44
 
45
 
46
 
47 135 jt_eaton
48 131 jt_eaton
 
49
 
50 135 jt_eaton
       
51 131 jt_eaton
 
52 135 jt_eaton
              
53
              Dut
54
              
55
              
56
                                   ipxact:library="io"
57
                                   ipxact:name="io_timer"
58
                                   ipxact:version="def_dut.params"/>
59 131 jt_eaton
 
60 135 jt_eaton
              
61
              
62 131 jt_eaton
 
63
 
64
 
65 135 jt_eaton
              
66
              lint
67
              :*Lint:*
68
              Verilog
69
              fs-lint
70
              
71 131 jt_eaton
 
72
 
73 135 jt_eaton
              
74
              rtl_check
75
              
76
              
77
                                   ipxact:library="Testbench"
78
                                   ipxact:name="toolflow"
79
                                   ipxact:version="rtl_check"/>
80
              
81
              
82 131 jt_eaton
 
83
 
84 135 jt_eaton
      
85 131 jt_eaton
 
86
 
87
 
88
 
89
 
90 135 jt_eaton
91 131 jt_eaton
 
92
 
93
 
94
 
95
 
96 135 jt_eaton
  
97 131 jt_eaton
 
98
 
99 135 jt_eaton
    
100 131 jt_eaton
 
101 135 jt_eaton
      fs-lint
102 131 jt_eaton
 
103 135 jt_eaton
      
104
        
105
        ../verilog/lint/io_timer_def_lint
106
        verilogSource
107
        module
108
      
109 131 jt_eaton
 
110
 
111
 
112
 
113 135 jt_eaton
    
114 131 jt_eaton
 
115
 
116
 
117
 
118 135 jt_eaton
  
119 131 jt_eaton
 
120
 
121
 
122
 
123 135 jt_eaton

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.