URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [logic/] [ip/] [flash_memcontrl/] [sim/] [testbenches/] [xml/] [flash_memcontrl_def_tb.xml] - Blame information for rev 135

Details | Compare with Previous | View Log





xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"
xmlns:socgen="http://opencores.org"
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014
http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">
 
opencores.org
logic
flash_memcontrl
def_tb
 
 
 
 
 
 

 
 
 

  gen_verilog
  104.0
  none
  :*common:*
  tools/verilog/gen_verilog
    
    
      destination
      flash_memcontrl_def_tb
    
  

 
 
 
 
 
 

 
 
 
 

 
 
 
       
 
              
              Params
              
              
                                   ipxact:library="logic"
                                   ipxact:name="flash_memcontrl"
                                   ipxact:version="def_dut.params"/>
             
              
 
              
              Bfm
              
                                   ipxact:library="logic"
                                   ipxact:name="flash_memcontrl"
                                   ipxact:version="bfm.design"/>
              
 
 
 
              
              icarus
              
              
                                   ipxact:library="Testbench"
                                   ipxact:name="toolflow"
                                   ipxact:version="icarus"/>
              
              
 
 
 
 
 
              
              common:*common:*
              Verilog
              
                     
                            fs-common
                     
              
 
              
              sim:*Simulation:*
              Verilog
              
                     
                            fs-sim
                     
              
 
              
              lint:*Lint:*
              Verilog
              
                     
                            fs-sim
                     
              
 
 
      
 
 

 
  
 
 
    
      fs-common
 
      
        
        ../verilog/tb.ext
        verilogSourcefragment
      
 
 
 
    
 
 
 
 
    
      fs-sim
 
      
        
        ../verilog/common/flash_memcontrl_def_tb
        verilogSourcemodule
      
 
 
 
 
 
 
 
    
 
 
 
 
 
 
  
 
 
 


Line No.	Rev	Author	Line
1	131	jt_eaton
2
30	135	jt_eaton
31			`xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"`
32	131	jt_eaton	`xmlns:socgen="http://opencores.org"`
33			`xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"`
34	135	jt_eaton	`xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014`
35			`http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">`
36	131	jt_eaton
37	135	jt_eaton	`opencores.org`
38			`logic`
39			`flash_memcontrl`
40			`def_tb`
41	131	jt_eaton
42
43
44
45
46
47	135	jt_eaton
48	131	jt_eaton
49
50
51	135	jt_eaton
52			`gen_verilog`
53			`104.0`
54			`none`
55			`:common:`
56			`tools/verilog/gen_verilog`
57
58
59			`destination`
60			`flash_memcontrl_def_tb`
61
62
63
64	131	jt_eaton
65
66
67
68
69
70	135	jt_eaton
71	131	jt_eaton
72
73
74
75	135	jt_eaton
76	131	jt_eaton
77
78
79	135	jt_eaton
80	131	jt_eaton
81	135	jt_eaton
82			`Params`
83
84
85			`ipxact:library="logic"`
86			`ipxact:name="flash_memcontrl"`
87			`ipxact:version="def_dut.params"/>`
88
89
90	131	jt_eaton
91	135	jt_eaton
92			`Bfm`
93
94			`ipxact:library="logic"`
95			`ipxact:name="flash_memcontrl"`
96			`ipxact:version="bfm.design"/>`
97
98	131	jt_eaton
99
100
101	135	jt_eaton
102			`icarus`
103
104
105			`ipxact:library="Testbench"`
106			`ipxact:name="toolflow"`
107			`ipxact:version="icarus"/>`
108
109
110	131	jt_eaton
111
112
113
114
115	135	jt_eaton
116			`common:common:`
117			`Verilog`
118
119
120			`fs-common`
121
122
123	131	jt_eaton
124	135	jt_eaton
125			`sim:Simulation:`
126			`Verilog`
127
128
129			`fs-sim`
130
131
132	131	jt_eaton
133	135	jt_eaton
134			`lint:Lint:`
135			`Verilog`
136
137
138			`fs-sim`
139
140
141	131	jt_eaton
142
143	135	jt_eaton
144	131	jt_eaton
145
146	135	jt_eaton
147	131	jt_eaton
148	135	jt_eaton
149	131	jt_eaton
150
151	135	jt_eaton
152			`fs-common`
153	131	jt_eaton
154	135	jt_eaton
155
156			`../verilog/tb.ext`
157			`verilogSourcefragment`
158
159	131	jt_eaton
160
161
162	135	jt_eaton
163	131	jt_eaton
164
165
166
167	135	jt_eaton
168			`fs-sim`
169	131	jt_eaton
170	135	jt_eaton
171
172			`../verilog/common/flash_memcontrl_def_tb`
173			`verilogSourcemodule`
174
175	131	jt_eaton
176
177
178
179
180
181
182	135	jt_eaton
183	131	jt_eaton
184
185
186
187
188
189	135	jt_eaton
190	131	jt_eaton
191
192
193	135	jt_eaton

Browse

Tools

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [logic/] [ip/] [flash_memcontrl/] [sim/] [testbenches/] [xml/] [flash_memcontrl_def_tb.xml] - Blame information for rev 135