OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [logic/] [ip/] [micro_bus/] [sim/] [testbenches/] [xml/] [micro_bus_def_dut.params.xml] - Blame information for rev 135

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 131 jt_eaton
2
9 135 jt_eaton
10
xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"
11 131 jt_eaton
xmlns:socgen="http://opencores.org"
12
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
13 135 jt_eaton
xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014
14
http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">
15
opencores.org
16
logic
17
micro_bus
18
def_dut.params
19
20 131 jt_eaton
 
21 135 jt_eaton
      
22 131 jt_eaton
 
23 135 jt_eaton
              
24
              Dut
25
              
26
              
27
                                   ipxact:library="logic"
28
                                   ipxact:name="micro_bus"
29
                                   ipxact:version="def_duth.design"/>
30
              
31
      
32
33
 ADD16
34
 CH0_BITS4
35
 CH0_MATCH4'h0
36
 CH1_BITS4
37
 CH1_MATCH4'h0
38
 CH2_BITS4
39
 CH2_MATCH4'h0
40
 CH3_BITS4
41
 CH3_MATCH4'h0
42
 CH4_BITS4
43
 CH4_MATCH4'h0
44
 CH5_BITS4
45
 CH6_MATCH4'h0
46
47
48

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.